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ABSTRACT
This work describes the design and implementation of  a low-cost  
Hardware F ixed-Poin t  M u l t i p l i e r / D i v i d e r  to be used p r im a r i ly  w ith  
the PDP-8/S computer.
I t  was deemed advantageous to have the use of  such a device  
in  s i tu a t io n s  where ne i th e r  an Extended Ar i thm et ic  Element nor the 
Data Break F a c i l i t y  were a v a i la b le  and where a t  the same time f a s t  
M u l t ip l i c a t io n  and D iv is ion  operations were required -  such a p p l ic a ­
t ions  may occur in  o n - l in e  control and in  graphics. The device  
constructed has a maximum M u l t ip l i c a t io n  time of  90 microseconds, 
a minimum M u l t ip l i c a t io n  time of  18 microseconds, and a D iv is ion  time 
of  155 microseconds. The speed thus obtained is  a t  l e a s t  15 times 
f a s t e r  than the speed obtained using subroutine M u l t ip l i c a t io n  and 
D iv is io n .
The device consists o f  three 1 2 -b i t  r e g is te rs  which make up the  
main working areas,  a s e r ia l  Adder /Subtracter ,  two 4 - b i t  counters 
and the appropr ia te  M u l t i p l i e r  and D iv id e r  C o ntro l le rs  a t  an ap­
proximate cost o f  $2000.
To achieve M u l t ip l i c a t io n  the Leech Algorithm was used in  
which the l a s t  three  d ig i t s  of the M u l t i p i i e r  are compared and ac­
cord ingly  the appropr ia te  operation is c a r r ie d  out .  For D iv is io n ,  
the Booth Algorithm was adopted. In th is  method the f i r s t  b i t  of the  
D iv iso r  and the f i r s t  b i t  o f  the P a r t ia l  Remainder are compared and 
accordingly an Addit ion or Subtract ion takes place during each cycle
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
between the P a r t ia l  Remainder and the D iv is o r .
A workable u n i t  was constructed w ith  the desired performance 
fea tu res  and the M u l t i p l i e r / D i v i d e r  proved to be a va luab le  ad d i t io n  
to  the a v a i la b le  PDP-8/S i n s t a l l a t i o n .
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Chapter I 
INTRODUCTION
1.1 Pre l im inary  Considerations.
When thought is  given to the design o f  a M u l t i p l i e r / D i v i d e r ,  
some pre l im inary  s p e c i f ic a t io n s  must f i r s t  be o u t l in ed .  This includes  
a review o f  a lready e x is t in g  requirements w ith  thought being given to 
the environment in which the device w i l l  be used and to e x is t in g  fe as ­
ib le  equipment and components th a t  are a v a i la b le  to the designer.
The need t h a t  gave r i s e  to  the i n i t i a l ,  idea of  a Hardware 
Fixed -P o in t  M u l t i p l i e r / D i v i d e r  came about because of  the a v a i l a b i l i t y  
of  an i n s t a l l a t i o n  th a t  consists of  a PDP-8/S D ig i t a l  Computer and 
i t s  associated per ipheral  devices. This computer is one o f  the 
e a r l i e r  low-cost mini-computers of  the D ig i t a l  Equipment Company.
The PDP-8/S computer is  equipped w ith  a bus-type I /O  channel making 
i t  s u i ta b le  f o r  the a dd it ion  of  64 per ipheral  devices. These devices 
are externa l  to the computer proper and are r e a d i l y  programmable 
through the reg u la r  I /O  channels with  the aid o f  the I /O  skip f a c i l i t y .
The a r i th m e t ic  u n i t  provided in  the PDP-8/S is  a o n e -b i t  f u l l  
s e r ia l  adder,  and, using i t ,  subtract ion may be performed by f i r s t  
making one number negative and then performing an a d d i t io n .  With 
the higher l i n e  of  PDP computers there is an Extended Ar i thm et ic
E le m e n t  (EAE) a v a i l a b l e  w h ich  can a l s o  be used f o r  M u l t i p l i c a t i o n  
and f o r  D iv is io n .  The EAE performs p a r a l le l  a r i th m e t ic  operations  
on p o s i t iv e  binary numbers only .  Because of  i t s  p a r a l le l  nature ,  i t  
performs unsigned m u l t ip l i c a t io n  in a length o f  time t h a t  var ies
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
2from 9 .0  to 21.0  microseconds and a d iv is io n  in a time o f  36 .5  micro­
seconds. However, on these higher l in e s  of  PDP computers, the sub­
ro u t in e  f o r  signed m u l t ip l i c a t io n  requires 40 .5  to 66.0  microseconds 
and the subroutine f o r  signed d iv is io n  requires  65 .0  microseconds.
By comparison, i t  is  possible to  perform signed m u l t ip l i c a t io n  and 
signed d iv is io n  on the PDP-8/S using subroutines, but the m u l t i p l i ­
cat ion  subroutine,  as observed in an actual t e s t  programme, required  
up to 6 m il l iseconds;  th is  is  of  course very slow. I t  must be 
considered fu r th e r  th a t  memory and processor in s t ru c t io n  times on the 
higher l in e s  of  computers range from 1.5  to 4 .0  microseconds, 
compared with times of  20.0  to  40 .0  microseconds per in s t ru c t io n  on 
the PDP-8/S. The EAE furthermore requires the presence of  the Data 
Break F a c i l i t y  a v a i la b le  on the PDP-8 but not a v a i la b le  on the PDP-8/S. 
Thus, times o f  up to 100 microseconds f o r  m u l t ip l i c a t io n  and 160 
microseconds f o r  d i v is io n ,  excluding storage t im es,  would be deemed 
q u ite  reasonable and advantageous f o r  the proposed device.
I t  can be e a s i ly  concluded then t h a t  subroutine m u l t ip l i c a t io n  
and d iv is io n  are not fe a s ib le  to use in  a p p l ica t io ns  where log ica l  
decisions involv ing these two operat ions,  or where f requent use o f  
these operations, are required to take place r a p id ly .  Such a p p l i ­
cations may e a s i ly  occur in o n - l in e  control and in graphics.
U n d e n i a b l y ,  the speed of the device and i t s  cost must be o f  
prime i n t e r e s t .  To gain speed two things may be considered, namely, 
the type of  components th a t  w i l l  be used and the type of  a r i th m e t ic  
th a t  w i l l  be performed, p a r a l l e i  or s e r i a l .  To make the external
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3device compatible with the PDP-8/S, DEC components provide the lo g ic a l  
types o f  modules to be used. The two types o f  negative log ic  
modules a v a i la b le  are the 2MHZ and the 10 MHZ modules. Thus, to gain 
a t  best f i v e  times the speed, the high speed components should be 
used which would p r a c t i c a l l y  double the cost o f  the proposed device.
S i m i l a r i l y ,  to gain speed in the a r i th m e t ic ,  p a r a l l e l  
operations should be adopted. The d i f fe r e n c e  in  cost is  however 
p r o h ib i t i v e  due to the f a c t  t h a t  instead of  having one Adder/Subtract­
er  as f o r  s e r ia l  a r i th m e t ic ,  in p a r a l le l  a r i th m e t ic  one Adder/Sub­
t r a c t e r  is required f o r  each b i t  o f  the 12 b i t  r e g is te rs  used.
The answer to  the requirement problem must l i e  then in  the  
time c r i t e r i a  placed on a s in g le  m u l t ip l i c a t io n  and on a s ing le  
d iv is io n .  To gain an idea of  these t imes, an examination of the 
c a p a b i l i t i e s  and requirements of  the algorithms used is  c a l le d  f o r .
The a lgor i thm s, found in Section 2 . 1 ,  suggest th a t  six cycles are r e ­
quired f o r  M u l t i p l i c a t i o n ,  and twelve cycles f o r  D iv is io n .
Considering a p a r a l le l  Adder/Subtracter  and 4 pulse times per c y c le ,  
M u l t ip l i c a t io n  would req u ire  24 pulse times or  less .due to the 
existence of  the Fast Operation which can occur under c e r ta in  con­
d i t io n s  to be discussed l a t e r .  Considering 3 pulse times per cycle  
and 11 f u l l  cycles plus one short c y c le ,  d iv is io n  would req u ire  34 
pulse t i m e s .  I f  a s e r i a l  A d d e r / S u b t r a c t e r  i s  c o n s id e r e d  w i t h  t w e l v e  
pulse times per Addit ion or Subtract ion ,  a M u l t ip l i c a t io n  would 
requ ire  90 pulse times or le s s ,  and d iv is io n  would req u ire  155 pulse  
t imes.
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4I f  the most expensive proposal were adopted ( 10MHZ modules 
and p a r a l l e l  operat ion)  M u l t ip l i c a t io n  and D iv is ion  times o f  5 and 
7 microseconds re s p e c t iv e ly  could be achieved. Since an I /O  
in s t ru c t io n  time on the PDP-8/S is 38 microsecond^, such speed is not 
j u s t i f i e d  f o r  the added cost because of  a l l  the overhead, or 
unused, t ime.
I f  the s e r ia l  Adder/Subtracter  were used and 10MHZ modules,
18 and 30 microseconds may be r e a l i z e d  fo r  the M u l t ip l i c a t io n  and 
D iv is io n  operations re s p e c t iv e ly .  This would indeed confine the  
device operat ion time w ith in  one I /O  in s t ru c t io n  t ime. However, i f  
the p r ic e  d i f fe re n c e  is considered between the 10MHZ and 2MHZ 
modules, and the f a c t  too th a t  some in te r fa c in g  is required between 
the two types i f  used in  combination, the proposal is s t i l l  an 
u n j 'u s t i f ia b ly  expensive one.
Let  the proposal which was f i n a l l y  accepted be now considered,  
t h a t  i s ,  using s e r ia l  a r i th m et ic  and 2MHZ components. I t  was found 
th a t  the maximum speed o b ta in ab le ,  due to c arry  propagation in  
counters ( 4 stages) and in s h i f t  r e g is te rs  is 1.3MHZ. However, 
considering 1MHZ opera t ion ,  each pulse time ( time from the s t a r t  
of  a pulse to the s t a r t  o f  the next)  is  one microsecond. This then 
y ie ld s  a M u l t ip ly  time of  90 microseconds or le s s ,  and a D iv is ion  time 
of 155  mic r o s e c o n d s . C o n s i d e r i n g  t h e  p r e s e n c e  of the F a s t - O p e r a t i o n , 
the minimum time f o r  a M u l t ip l i c a t io n  is 18 microseconds ( 6 cycles  
of  3 pulse times each).  An I /O  Skip f a c i l i t y  is  a v a i la b le  a t  no 
added cos t ,  and could be used i f  a complete M u l t ip l i c a t io n  or
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5D iv is io n  operat ion should exceed one I /O  in s t ru c t io n  t ime. The
M u l t ip l i c a t io n  Operation, the main purpose o f  the dev ice ,  never
exceeds 3 1 /0  times and in most cases i t  can be completed w i th in  
2 I /O  t imes, i e .  76 microseconds. Since i t  is expected tha t  
D iv is io n  w i l l  be much less used than M u l t ip l i c a t i o n ,  the performance 
times thus acquired are q u i t e  a cce p ta b le .  At t h i s  t im e  i t  should be 
fu r t h e r  pointed out th a t  the device w i l l  be able  to  M u l t ip ly  and 
Divide 1 2 - b i t  signed binary numbers which gives the added advantage 
of  not having to perform sign conversions by software. This would 
in d ic a te  an advantage even over the EAE, a u n i t  which f u r th e r  requires  
the Data Break F a c i l i t y .  Furthermore, since the M u l t ip l i e r / D i v i d e r  
is  an external  device ,  i t  is  r e a d i ly  usable not only w ith  the PDP-8/S 
but with other PDP 1 2 - b i t  word computers.
1 .2  General O u t l in e .
I t  is possible to describe the M u l t i p l i e r / D i v i d e r  by d is ­
cussing in  general terms the major sections o f  i t s  block diagram.
Because one may m u l t ip ly  two 1 2 -b i t  signed binary numbers, by 
the nature of  M u l t ip l i c a t io n  the r e s u l t  w i l l  y i e l d  in  many cases a 
binary  number th a t  is  more than 1 2 -b i ts  but never more than 2 4 -b i ts  
long. Thus, i t  is  necessary to provide a double length r e g is t e r  from 
which the r e s u l t  can be extracted in two twelve b i t  segments through 
the reg u la r  programmed I /O  channels. The u n i t  then requires  two 
s ing le  length re g is te rs  which a t  the end of  the operat ion w i l l  
contain the most s ig n i f i c a n t  and le a s t  s ig n i f i c a n t  port ions of  the
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
6r e s u l t .
Furthermore, i t  is necessary to  load in-through the I /O  
channels- the two numbers on which the a r i th m e t ic  operat ion is to be 
performed. In order to  r e t a in  the M u l t ip l ic a n d  whi le  the in termediate  
opera t ions ,  add i t ion  and s u b tra c t io n ,  take place a t h i r d  r e g is te r  is  
necessary. I t  is  found th a t  during the D iv is io n  operat ion th is  
t h i r d  r e g is t e r  w i l l  contain the D iv is o r .
For i d e n t i f i c a t i o n  purposes, l e t  the r e g is te r  used to store  
the M u l t ip l ic a n d /D iv is o r  be ca l le d  the A-Register  (AR). Also the  
r e g is te r  to hold the Most S ig n i f i c a n t  Result  or in D iv is io n ,  the 
Dividend, sha l l  be ca l le d  the B-Register (BR), and the t h i r d  r e g i s t e r ,  
to  hold the Least S ig n i f ic a n t  R e s u l t /M u l t ip l i e r /Q u o t ie n t ,  shal l  be 
ca l led  the D -R eg is ter (D R ) .
These three re g is te rs  provide the main working areas in to  
which data is  loaded, in which a l l  s h i f t in g  takes p lace ,  in which 
the in term ediate  r e s u l ts  are held and from which the f i n a l  answers are  
e x tra c te d .  Figure 1 gives the Block Diagram form of the M u l t i p l i e r /  
D iv id e r .
Also noted in  Figure 1 ,  the fourth  major block in the 
diagram is  the Adder /Subtracter .  An inspection o f  the algorithms in  
Section 2.1 shows t h a t  in  some cases i t  is  necessary to perform an 
A d d i t i o n  betw een t h e  c o n t e n t s  of  AR and BR, and i n  o t h e r  cases a 
Subtraction of  the contents of  AR from BR is  req u ired .  In 2 ‘ s 
complement a r i th m e t ic ,  a Subtract ion may be performed by complement­
ing and incrementing AR a f t e r  which an Addit ion is  performed. However,
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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8when the Fu l l  Adder/Subtracter was developed from) Boolean Functions 
( re fer  to Section 3 . 4 ) ,  t t  was found th a t  a F u l l  Adder and a Full  
Subtracter  were r e a d i ly  combined such t h a t  the Addit ion or Subtrac­
t io n  of  two 1 2 - b i t  signed numbers y ie lded  the c o r r e c t ly  signed 
1 2 - b i t  r e s u l t ,  w ithout  the need f o r  the complement and increment 
operat ion .
The block la b e l le d  "COUNTERS" serves the purpose of  
generating and d is t in g u is h in g  from each other the twelve OS pulses 
necessary fo r  Addit ion or Su btrac t ion ,  and the  control pulses OA, OB, 
OX and OY used f o r  s h i f t  purposes. There are two counters however, 
one being the Pulse Counter and the other being the Cycle Counter.  
These are d e a l t  w ith  in d e t a i l  in Sections 3 .5  and 3 .6  respec­
t i v e l y .
Not included in the block diagram are two major sections  
t h a t  control the M u l t ip l i c a t io n  and D iv is ion  processes which are  
d e ta i le d  in Sections 3 .8  and 3 .9  r e s p e c t iv e ly . These un its  compare 
the appropr ia te  d ig i t s  of AR, BR and DR, y ie ld in g  decisions as to 
which pulses are applied to the re g is te rs  and whether A d d it io n ,  
Subtraction or n e i th e r  is  to be c a rr ie d  out in  each cycle of  the  
p a r t ic u la r  operat ion .
For s im p l ic i t y  in the block diagram, the c lo c k ,  f la g s  and 
I / O  c o n t r o l  c i r c u i t s  a r e  a l s o  o m i t t e d ,  b u t  t h e y  a r e  d i s c u s s e d  a t  
length in Section 3 .1 0 .
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9Chapter II 
PHILOSOPHY OF DESIGN
2.1 Algorithms Used.
2 .1 .1  M u l t ip l i c a t io n  Algorithms.
The most common forms o f  automatic m u l t i p l i e r s  are the s e r ia l  
and p a r a l le l  type,  as discussed by P.A.V. Thomas T h e ir  great  
l i m i t a t i o n  is th a t  they are  ab le  to  handle p o s i t iv e  numbers on ly ,  
such t h a t  a co r re c t iv e  subroutine must be introduced when negative  
numbers must also be handled. T h e ir  mode of operation is  one of  
continued a d d i t io n ,  one add it ion  f o r  each b i t  of  the e n t i r e  word 
length .  This occurs in a s e r ia l  m u l t i p l i e r  where only one adder is  
u t i l i z e d .  In the p a r a l le l  m u l t i p l i e r ,  one adder is  required fo r  
each b i t  in  the word length .  To the above l i m i t a t i o n  must then be 
added one of  slow speed or high cost r e s p e c t iv e ly  in the two cases 
mentioned.
Since i t  was decided to use the s e r ia l  mode of  opera t ion ,  a
(o\
scheme suggested by Drs. A.D. Booth and K.H.V. Boothv 'was 
in v e s t ig a te d .  This scheme involves a s e r ia l  m u l t i p l i e r  which y ie ld s  
the c o r r e c t ly  signed product of two signed input numbers. The 
method compares the le a s t  s ig n i f i c a n t  b i t  o f  the M u l t i p l i e r  with an 
e x tra  b i t  a t  the end of the M u l t i p l i e r  Register  and e i th e r  adds or
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subtracts the M u l t ip l ic an d  to the P a r t ia l  Product in  the accumulator.  
This occurs i f  these two d ig i t s  th a t  are compared d i f f e r  from each 
other .  I f  the two d ig i t s  are the same, the P a r t ia l  Product is  l e f t  
u n a lte red .  The content of  the M u l t i p i i e r  Register  and Accumulator 
are s h i f te d  one place to the r i g h t  in  each cycle f o r  the number of  
cycles as there  are b i ts  in a word length.  On a 1 2 - b i t  word on 
low speed modules and s e r ia l  operation th is  would mean a M u l t ip l i c a ­
t io n  time of  approximately 170 microseconds.
In quest f o r  a f a s t e r  method o f  M u l t ip l i c a t i o n ,  the method 
proposed by J.W. Leech^^was adopted in  which the l a s t  two 
s i g n i f i c a n t  d i g i t s  o f  the M u l t i p l i e r  R eg is te r ,  along with the extra  
M u l t i p l i e r  Register  b i t , a r e  compared and the M u l t i p l i e r  and P a r t ia l  
Product are r ig h t - s h i f t e d  tw ic e ,  in  th is  manner almost halving the  
M u l t ip l i c a t io n  time w ith  only a s l ig h t  increase in cost.
The Booth Algorithm f o r  M u l t ip l i c a t io n  may be simply stated  
in ta b u la r  form as shown in Table l . a .  In the t a b le ,  the P a r t ia l  
Product is  given the short form PP, the M u l t i p l i e r ,  MLR, and the 
M ult ip l ic a n d  is  shortened to MND.
Motitig th a t  only two d ig i t s  are compared, the l a s t  M u l t i p l i e r  
b i t  and the extra  b i t  associated w ith  the M u l t i p l i e r  R e g is te r ,  only  
four  combinations of  these two b i ts  can occur. Accordingly,  the 
l o g i c  f o r  t h e  sequence  c o n t r o l l e r  o f  such a M u l t i p l i e r  becomes
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nTABLE 1 .a 
BOOTH ALGORITHM FOR MULTIPLICATION
M u l t i p l i e r  D ig i ts
Operation Performed
bn bn+l
—* 
•—1 
o 
o
 
—« 
o 
—* 
o S h i f t  PP and MLR one place r ig h t
Add MND to PP and s h i f t  PP and MLR one place to 
the r ig h t
Subtract  MND from PP and s h i f t  PP and MLR one 
place to the r ig h t
S h i f t  PP and MLR one place to the r ig h t
Note: On l a s t  cycle  the r ig h t  s h i f t  is  omitted.
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r e l a t i v e l y  simple. Booth and Booth f u r th e r  o f f e r  a recurs ive  formula  
f o r  the above process and th is  formula is given in  Equation (1)  
below.
an-p = O / 2 ) *an-p+i + (bn-p+l ~ bn - p ^ M; f o r  P=1 > ( h - 1 )
In th is  equation a'n is  the value of the accumulator a t  the p 
stage of the process, and M is  the value of  the M u l t ip l ic a n d .
On the basis of  th is  recurs ive  formula ,  Booth and Booth give  
a construc t ive  proof by means of  a stage-wise s u b s t i tu t io n  of  the 
values o f  1p 1. A f te r  the s u b s t i tu t io n s ,  a l l  the equations are
r\ 1
m u lt ip l ie d  by a power of  2 ,  namely 2 p“ , then the equations are  
summed and rearranged to form an equation of  the type a-j = b.M and 
in th is  way the Algorithm is  proved.
As noted e a r l i e r ,  the recurs ive  formula encountered by Booth 
and Booth is  a r e l a t i v e l y  simple one due to the f a c t  th a t  only two 
d i g i t s  are compare and only the four  possible combinations must be 
accounted f o r .  When a t te n t io n  is  d i rec ted  to the Leech Algorithm,  
i t  is  found th a t  three d ig i t s  are compared. This gives r is e  to  
e ig h t  d i f f e r e n t  possible patterns-. To show t h i s ,  the Leech 
Algorithm f o r  M u l t ip l i c a t io n  is  now stated in ta b u la r  form as shown 
below in Table l . b  in which a l l  abbreviat ions of  Table l . a  hold and 
a l l  s h i f t in g  is to the r i g h t .
A recurs ive  formula f o r  the Leech Algorithm was not found in
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TABLE l . b
LEECH ALGORITHM FOR MULTIPLICATION
M u l t i p i i e r D ig i ts
Operation Performed
bn- l bn bn+l
0 0 0 F as t -O p era t ion , 2 P o s t -S h i f ts  only
0 1 0 Add MND to PP, 2 P o s t-S h i f ts
1 0 0 1 P r e - S h i f t ,  Subtract  MND from PP, 1 P o s t -S h i f t
1 1 0 Subtract  MND from PP, 2 P o s t-S h if ts
0 0 1 Add MND to PP, 2 P o s t -S h i f ts
0 1 1 1 P r e - S h i f t ,  Add MND to PP, 1 P o s t -S h i f t
1 0 1 Subtract MND from PP, 2 P o s t-S h i f ts
1 1 1 Fast-Operat ion ,  2 P o s t -S h i f ts  only
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any l i t e r a t u r e ,  and as a consequence, i t  was decided to construct  a 
recurs ive  formula th a t  would completely describe the Algorithm. A 
more complex formula was expected and the equation t h a t  was f i n a l l y  
found is  as shown in Equation ( 2 ) .
an-2p = ( 1 / 8 ) - an - 2 p + 2 ^ 2"^1 / 2  ^ * ^ bn-2p + brt-2p+l T 2bn - 2 p - l  ^ "
l bn-2p " bn-2p+l 1 ^  - H  + 0 / 2 )  • ( l bn-2p+2 + bn-2p+3 " 
2bn - 2 p + l ^ * ^  " l bn-2p+2 " bn - 2 p + 3 I ^  + ^ bn-2p “ bn -2 p - l^  
^  " bn-2p " bn - 2 p - l^ *  l bn-2p “ bn - 2 p + l ^ * M
The notat ion  used f o r  Equation (1) also applies  fo r  Equation ( 2 ) .
The c o e f f i c i e n t ,  1 / 2 ,  in  Equation (1)  appears because a r i g h t  s h i f t  
i s  performed during each cyc le .  This r ig h t  s h i f t  is  the d i g i t a l  
equ iva len t  of  m u l t ip ly in g  by 1 /2 .  Thus i t  is  not surpr is ing to f in d  
the c o e f f i c i e n t  1 /8  in  Equation (2) f o r ,  i f  two p o s t -s h i f ts  and one 
p r e - s h i f t  take place before the addit ion  or sub tra c t io n ,  the coe f ­
f i c i e n t  m u l t ip ly in g  the 1 /8  is  1. I f  only two p o s t -s h i f ts  have 
occurred before the add it ion  or s u b tra c t io n ,  th is  c o e f f i c i e n t  is  2. 
This is also the case i f  a p o s t - s h i f t  and a p r e - s h i f t  haye taken  
place. I f  only one p o s t - s h i f t  occurred before the add it ion  or 
s u b tra c t io n ,  the c o e f f i c i e n t  is  4 .  The m u l t ip ly in g  c o e f f i c i e n t  
before the accumulator term thus becomes 1 /8 ,  1 /4 ,  1 /4  or 1 /2  
depending on whether 3 ,  2 or 1 s h i f ts  have occurred.
To obtain  c o r re c t  equations in  the stage-wise s u b s t i tu t io n
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in a con struc t ive  proo f ,  the equation a t  each stage must be 
m u lt ip l ie d  by the power o f  two th a t  has occurred in  the previous
-i, r
stage.and to th a t  power must a lso be added the number o f  p o s t -s h i f ts  
and p r e - s h i f t ,  i f  any, th a t  have occurred j u s t  before the add it ion  
or subtract ion  th a t  is  about to take place during th is  stage.
Due to the complexity of the equations and the d i f f i c u l t i e s
which a r is e  from i t ,  a construct ive  proof w i l l  not be o f fe red  here.  
However, a sample c a lc u la t io n  showing the method is  given in the Ap­
pendix. The mere purpose of  the above discussion is  to  po int  out 
how the complexity Of the recurs ive  formula increases as more 
d i g i t s  o f  the M u l t i p l i e r  are compared a t  each stage of  the 
M u l t ip l i c a t io n  process. In passing i t  may be f u r th e r  mentioned t h a t ,  
i f  an a lgorithm were designed such th a t  four  d i g i t s  would be 
compared a t  a t im e,  three r ig h t  s h i f ts  would have to be c a rr ied  out  
a t  each stage and the whole M u l t ip l i c a t io n  could be carr ied  out in 
fou r  cyc les.  The d i f fe re n c e  in the time required f o r  a M u l t ip l i c a t io n
in th is  way would o f  course not j u s t i f y  the complexity th a t  would
a r is e  in the control c i r c u i t s  of  the process.
Thus, the Leech Algorithm was adopted f o r  M u l t ip l i c a t io n  
because the time fo r  one M u l t ip l i c a t io n  could be halved in  
comparison to the Booth Method and because the d i f fe re n c e  in costs 
was found to be acceptable even when the increase in the cost of  
the more complex c o n t r o l le r  lo g ic  was considered.
The Flow Diagram f o r  M u l t ip l i c a t io n  is  given in  Figure 2 where 
in  M u l t ip l i c a t io n  is  described with respect to the number of
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
16
FIGURE 2.
Flow Diagram f o r  M u l t ip l i c a t io n
CYCLES PULSES OPERATION
F i r s t
5
Cycles
OA Advance CC; Set Add/Sub FF; Optional P r e -S h i f t  of BR and DR.
>
DRio=t
(Fa«
J
Not (
)Rn =DRb 
; t  Op.)
DR-, n-D R - .D R .  ) n _ - I *  *, .10i 11 b Perform Addit ion or
i Subtract ion during a l l
( 1 2 ) Long Operations
OX Optional P o s t -S h i f t  of  BR and DR
OY P o s t -S h i f t  of  BR and DR; Clear Pulse Counter
Last
Cycle
OA Advance CC; Set Add/Sub FF; Optional P r e -S h i f t  o f  BR and DR.
>
Fas
>
X
Long 0 
t  Op.
' ieZL
P* Perform Addit ion or
Subtraction during a l l  
Long Operations
(12)
OX Optional P o s t -S h i f t  o f  BR and DR
OY
P o s t -S h i f t  of BR and DR; C lear  Pulse Counter;  
Produce Shut-Off  Pulse
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cycles required and with respect to the number of  pulses required  
per cyc le .
2 .1 .2  D iv is ion  Algorithms.
To achieve D iv is ion  on a binary  base computer, there  are two 
a l t e r n a t i v e  processes a v a i l a b le ,  namely, the standard t r i a l  and 
e r ro r  method and the non-restor ing method.
In the f i r s t  case, the D iv is o r  is  compared w ith  the P a r t ia l  
Remainder a t  each sub-operat ion,  and i f  the former q u a n t i ty  is  the  
l e s s e r ,  a subtract ion  is  performed and a '1 '  i s  added to the le a s t  
s ig n i f i c a n t  b i t  o f  the Quotient R eg is te r .  I f ,  however, the D iv isor  
is  g re a te r  than the P a r t ia l  Remainder, then nothing is  done except  
a zero is added to the l e a s t  s ig n i f i c a n t  end o f  the Quotient  
Reg is ter .  The Quotient and the P a r t ia l  Remainder are then doubled 
( i e .  s h i f te d  l e f t  one place) and the u n i t  is ready f o r  the next sub­
operat ion in the D iv is ion  process.
To achieve the above process in hardware, the eas ies t  method 
to use is  to subtract  the Quotient from the P a r t ia l  Remainder, t e s t  
the sign and, i f  negat ive ,  add the D iv is o r  back to  the P a r t ia l  
Remainder. The l im i t a t io n s  o f  th is  method are th a t  only p o s i t iv e  
numbers can be handled and the method is slow considering the number 
o f  re -a d d i t io n s  th a t  must take place.
The second m e th o d ,  w h ic h  was fo und  t o  be p r e f e r a b l e  and w h ic h
was adopted f o r  th is  work, is  the non-restor ing method. As
( 2 )described by Booth and Booth, the method is  able to handle both
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p o s i t iv e  and negative numbers and requires  no re -a d d i t \o n s  to  take  
place.  The time of  a l l  D iv is io n  operations is  thus f ix e d  a t  as niany 
word lengths as there are b i ts  in  one word. In  th is  case a word is  
twelve b i t s  long.
Le t  i t  be assumed th a t  the D iv isor  (m) is  stored in  the A-  
Regis ter  (AR), the Dividend (a)  in  B-Register (BR), and the Quotient  
(b) w i l l  appear in the D-Register  (DR) a t  the completion of  the 
D iv is io n  process. The Booth Algorithm as stated by Booth and Booth 
is  given in Table 2.
I t  should be noted t h a t  in  the D iv is ion  process in tegers  are  
not obtained in  the Quotient.  The form of the answer is  such th a t  
a binary  po in t  ex is ts  a f t e r  the sign b i t .  As an example the number 
0 .10  000 000 000 represents the r e s u l t  1 /2 .  This occurs because by 
the nature o f  the Algorithm the Quotient,  a/m = b, is  generated only  
in  cases where m > a. I t  is  thus required to scale the value of m 
in  cases where m < a u n t i l  m > a. The D iv is io n  is  then c a rr ie d  out 
and the Quotient may be re -sca led  to obtain the t ru e  value of the 
r e s u l t .
Booth and Booth give a construct ive  proof in  d e t a i l  based on 
the fo l low ing  recurs ive  formula:
r k = 2 r k - i  + 0 - 2bk)-"'
where r^ is  the remainder a f t e r  the k operat ion and b. is  the
■f* h
k d i g i t  o f  the P a r t ia l  Remainder ( b ) . A stage-wise s u b s t i tu t io n  
is  performed and the equation in  each stage is  m u l t ip l ie d  by the
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TABLE 2.
BOOTH ALGORITHM FOR DIVISION
Sub-Operation Result  of  Comparison Operation Performed
1 to ( n - 1 ) ARo = BR0 a) Add 2 " ( n_1) to DR
b) S h i f t  BR and DR l e f t
c) Subtract  AR from BR
1 to (n -1 ) AR0 f  BRq a) Add zero to DR
b) S h i f t  BR and DR l e f t
c) Add AR to BR
n does not matter Add 2° + 2 " (n_1) to  DR
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appropr ia te  power o f  two. The equations thus obtained are then added 
and the re s u l t in g  equation is  rearranged u n t i l  an expression is  
obtained in the form a/m = Quotient.  The r e s u l t  generated is  c o rrec t  
in  a l l  respects except fo r  the s ign. To c o r re c t  the sign u n i ty  is  
added to the r e s u l t .  The above scheme generates the t rue  Quotient,  
a/m, regardless of the signs of  'a* and 'm*.
In Table 2. i t  is  shown t h a t  2- ^n_^  is  added to the Quotient  
in  the tw e l f th  or l a s t  cyc le .  This is optional since i t s  purpose is  
to  give the le a s t  biased round-o ff  e r ro r  as w i l l  be discussed in 
Section 4 .3 .  A sample c a lc u la t io n  is  given in the Appendix.
The Flow Diagram f o r  D iv is io n  is  given in Figure 3 ,  in which
a D iv is io n  is  described w ith  respect to the number o f  cycles
required and w ith  respect to the number of pulses required per cyc le .
2 .2  Basic Timing Requirements: M u l t i p l i e r .
According to the M u l t ip l i c a t i o n  Algori thm , s ix  basic cycles  
are required to accomplish the M u l t ip l i c a t io n  operat ion .  The pulse 
requirements in  each cycle are not necessar i ly  the same because 15 
pulses are required in a cycle  invo lv ing a Long Operation and only  
3 pulses are necessary in  a cycle involv ing a Fast Operation.
In  both types of cyc les ,  the f i r s t  pulse is  the OA pulse.
This p u l s e  i s  n e c e s s a r y  i n  c a r r y i n g  o u t  a p r e - s h i f t ,  an i n i t i a l
r ig h t  s h i f t  of  BR and DR, f o r  s e t t in g  a f l i p - f l o p  to block out  
the optional OX pulse,  f o r  generating the Jam Pulse in the Fast  
Operation,  and f o r  se t t in g  the Add/Subtract F l ip -F lo p  to i t s
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FIGURE 3.
Flow Diagram f o r  D iv is io n
CYCLES PULSES OPERATION
Fi r s t  
10 
Cycles
OA
Advance CC; Set Add/Sub FF; Add '1 '  or 'O' 
to DR
OB L e f t  S h i f t  BR and DR
OS
(12) Perform Addit ion or Subtract ion
Last  
Cycl e
OA Advance CC; Set Add/Sub FF; Add ' 1 ‘ or 'O' to DR
OB L e f t  S h i f t  BR and DR
OS
(12)
Perform Addit ion or Subtract ion
On 0S-|2 Complement DRQ and Produce 
Shut-Off  Pulse
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desired s t a t e .
In the Fast Operation, the Jam Pulse advances the Pulse 
Counter by 12. In the Long Operation,  a f t e r  the OA pulse,  12 pulses 
are produced to carry  out the add it ion  or sub trac t io n .  These twelve  
OS pulses are channeled to AR and BR, and also to the Adder /Subtracter .
A f t e r  the OA pulse in the Fast Operation,  and a f t e r  OS^ in 
the Long Operation,  two more pulses are produced, OX and OY. Each 
operat ion requires  two r i g h t  s h i f t s  due to the number of  b i ts  being 
compared. When a p r e - s h i f t  has taken place on pulse OA, the r ig h t  
s h i f t  o f  BR and DR are blocked out on the OX pulse,  and the mand­
atory  second r ig h t  s h i f t  occurs on the OY pulse. When no p r e - s h i f t  
has taken p lace ,  the required two r i g h t  s h i f t s  are performed using 
the OX and OY pulses.
In Figure 4 are shown diagrams of the t iming pulses f o r  the 
d i f f e r e n t  types o f  cycles encountered along w ith  the to t a l  sequence 
of  pulses f o r  a complete M u l t ip l i c a t i o n .
2 .3  Basic Timing Requirements: D iv id e r .
No a lgor i thm ic  shortcuts have been incorporated in to  the  
D iv is ion  process, making the f i r s t  eleven cycles id e n t ic a l  as a l l  
pulses are mandatory.
The process begins w ith  generating an OA pulse. On th is  
pulse the Add/Subtract F l ip -F lo p  is set  to the desired s ta te  and 
also a '1 '  or 'O' is  added in to  the l e a s t  s i g n i f i c a n t  b i t  o f  DR, 
namely DR-p. An add it io n a l  funct ion  o f  the OA pulse is  to  advance
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FIGURE 4 .  
M u l t i p l i e r  Timing
Long Operation,  2 P o s t -S h i f ts
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the Cycle Counter by one.
The next pulse th a t  is  generated is the OB pulse,  the sole  
purpose of  which is to perform a s ing le  l e f t  s h i f t  on BR and DR.
This s h i f t  could not be performed on the OA pulse since DR-j-j requires  
a t  le a s t  400 nanoseconds to s e t t l e  when i n i t i a l l y  pulsed by OA.
A f t e r  OB, the twelve OS pulses are generated. These pulses 
perform the add it io n  or subtract ion as d ic ta te d  by the Add/Subtract  
F l ip - F lo p .
Once the eleven id e n t ic a l  cycles have been completed, the
*
Div is ion is  e s s e n t ia l ly  f in is h e d .  However, as stated in the 
discussion o f  the a lgor i thm , a t  the completion of the D iv is ion  opera­
t io n  the sign b i t  is  in c o r re c t .  Thus a tw e l f th  cycle is  necessary to 
c o rrec t  th is  con d it ion .  I t  consists o f  a s ing le  pulse which changes 
the sign o f  the Quotient by complementing DRQ. A c tu a l ly  i t  was 
found t h a t  since the D-Register  is pulsed only on the OB pulses,  
the 0 S-J2  pulse of the eleventh cycle can be used to co rre c t  the 
sign.
In Figure 5 are shown an example of the eleven id e n t ic a l  cycles 
and an example of  the tw e l f th  cycle pulse t im ing ,w h ich  occurs in  
r e a l i t y  on the O S^ pulse and is used fo r  s h u t - o f f  and f o r  the 
complementation of  DRQ.
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FIGURE 5. D iv id e r  Timing 
F i r s t  Eleven Id e n t ic a l  Cycles 
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CHAPTER I I I  
SYSTEM LOGIC
3.1 M u l t ip l ic a n d /D iv is o r  Register  (AR).
This r e g is t e r ,  as i t s  name im p l ies ,  is  mainly used fo r  the 
storage o f  the M u l t ip l icand  and the D iv is o r .  By n e c ess i ty ,  the  
storage must be non-destruct ive  since these two numbers are necessary 
in  each stage of  the M u l t ip l i c a t io n  or D iv is ion  operat ions.  The 
c i r c u i t  diagram of  AR is shown in  FIGURE 6.
The f a c i l i t i e s  necessary are the d i r e c t  c le a r ,  load in ,  and 
the r ig h t  s h i f t  opera t ions ,  in a dd it ion  to which i t  must be a 
c i r c u la t in g  s h i f t  r e g is te r  in order to  r e t a in  the 1 2 -b i t  number 
stored in i t .  I t  was found th a t  the R-205 F l ip -F lo p  was v e r s a t i l e  
enough to meet the above requirements. The bussed d i r e c t  c lea r  
terminals  achieve the c le a r  operat ion .  The t h i r d  DCD gate in each 
F l ip -F lo p  achieves the lo a d - in  operation by bussing the pulse input .  
Also the leve l  input o f  each DCD gate is the corresponding output l in e  
from the Accumulator of the PDP-8/S.
The DCD gates a t  the gated Set and gated Clear  terminals  are  
used f o r  s h i f t in g  by cross-connecting the output of  the previous 
F l ip -F lo p  to the leve l  input of  the DCD gates o f  the fo l low ing  F l i p -  
Flop. Thus when t h e  p u l s e  i n p u t s  of t h e s e  DCD g a t e s  a r e  pulsed, t h e  
s h i f t in g  o f  the contents of one F l ip -F lo p  to the next is  achieved.
To create  the c i r c u la t in g  r e g i s t e r ,  the output of  the l a s t  F l ip -F lo p  
of AR is  cross-connected to the DCD gate leve l  inputs o f  the f i r s t
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F I ip -F lo p  of AR.
Furthermore, i t  is  necessary to  make the contents o f  AR^  
a v a i la b le  to the Adder/Subtracter  a t  each instance of s h i f t i n g .  AR 
thus becomes the required c i r c u la t in g  storage r e g is t e r .
3 .2  Accumulator/Dividend/Most S ig n i f i c a n t  Result  Register  (BR).
Beside providing a f a c i l i t y  f o r  loading in  the D iv is o r ,  th is  
r e g is te r  is a lso used as an accumulator to hold the P a r t ia l  Product 
during the in term edia te  steps of M u l t ip l i c a t io n  operat ion .  The 
c i r c u i t  diagram of  BR is shown in FIGURE 7.
Due to  the f a c t  tha t  D iv is ion  was also included in the hard­
ware, i t  became necessary to provide not only the r ig h t  s h i f t  but 
also the l e f t  s h i f t  f a c i l i t y .  Furthermore, the d i r e c t  c le a r ,  load 
in and unload f a c i l i t i e s  were also found necessary. Thus, the DEC 
R201 modules, which provide f i v e  DCD input gates were se lected .  Two 
of these gates are used fo r  r i g h t  s h i f t in g  as necessitated in  
M u l t i p l i c a t i o n ,  two more are used fo r  l e f t  s h i f t in g  as required in  
D iv is io n ,  and the f i f t h  DCD gate is used f o r  loading in data .
To achieve the unload f a c i l i t y ,  one output gate had to be 
provided f o r  each F l ip -F lo p  in the r e g i s t e r .  The R123 NAND-gate 
module was selected fo r  th is  purpose so t h a t ,  when these gates are  
pulsed, the contents of  BR are t ra n s fe rre d  to the PDP-8/S accumulator 
through the I /O  cables. The outputs of the f i r s t  b i t ,  i e .  BRq , are  
compared in  D iv is io n  w ith  the outputs o f  ARQ to determine the 
operat ion t h a t  is  to be performed. Thus the outputs o f  BRq are fed 
to  the D iv id e r  C o n t ro l le r .  The outputs o f  BR-j-j ( the l a s t  b i t  o f  BR)
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must be made a v a i la b le  to the Adder/Subtracter  in M u l t ip l i c a t io n  and 
in  D iv is io n .  Furthermore the outputs o f  BR^ -j must a lso be supplied  
to  DRq in M u l t ip l i c a t io n  v ia  the r i g h t  s h i f t  lev e l  c o n t r o l ,  f o r ,  
e f f e c t i v e l y  in the process BR and DR form a double length r e g is te r  
f o r  the 2 4 - b i t  r e s u l t  of  M u l t ip l i c a t io n .
Again, r ig h t  s h i f t  is  achieved by the cross-connection of the 
output of the lower b i t  to the leve l  input  o f  the next higher b i t .
L e f t  s h i f t  on the other hand is  accomplished by the cross-connection  
of the output of the higher b i t  to the leve l  input  o f  the DCD gate  
of the next lower b i t .  In both types of  s h i f t in g  the respect ive  pa irs  
of DCD gates are pulsed a t  the same time when required v ia  the 
pulse inputs of these gates.
During the in term ediate  operat ions o f  Addit ion  or Subtrac t ion ,  
the DCD gate leve l  inputs of  BRq (on r ig h t  s h i f t s )  are obtained 
from the output of  the Adder /Subtracter .  Furthermore, on the r ig h t  
s h i f t s  possible on OA, OX and OY during M u l t ip l i c a t i o n ,  the f i r s t  
b i t ,  namely BRQ, must remain unchanged. Thus BRQ is  r ig h t  s h i f ted  
only on the twelve OS pulses, whereas BR-j to BR^ are r i g h t  s h i f ted  
on a l l  compulsory r i g h t  s h i f ts  namely on OA and OY, or on OX and 
OY. The r ig h t  s h i f t  DCD gate pulse inputs are thus bussed on BR-j to  
BR^ whereas the r i g h t  s h i f t  pulse inputs of  BRq are obtained d i r e c t l y  
f ro m  t h e  OS p u l s e  s o u r c e .  In  D iv is io n ,  the l e f t  s h i f t  pulse inputs are  
obtained f o r  a l l  BR b i ts  from the OB pulse source (with the aid of  
Pulse A m p l i f ie rs  to s a t i s f y  power requirements) .
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3 .3  M u l t ip l i e r /Q u o t ie n t /L e a s t  S ig n i f ic a n t  Result  Reg is ter  (DR).
The operat ing c h a ra c te r is t ic s  o f  DR are indeed s im i la r  to  
those o f  BR, because DR is e f f e c t i v e l y  the lower section of a double 
length r e g is t e r .  The D-Register  provides a place o f  storage f o r  the  
M u lt ip l ic a n d  and f o r  the Least S ig n i f ic a n t  Product in M u l t ip l i c a t io n  
and also f o r  the Quotient in  D iv is io n .  The c i r c u i t  diagram of  DR is  
given in FIGURE 8.
Both r i g h t  and l e f t  s h i f t  c a p a b i l i t i e s  are included in DR 
f o r  M u l t ip l i c a t i o n  and D iv is ion  r e s p e c t iv e ly ,  as well  as the d i r e c t  
c l e a r ,  load in and unload f a c i l i t i e s .  The DEC R201 F l ip -F lo p s  were 
used and two of  i t s  f i v e  DCD gates were used f o r  the r ig h t  s h i f t ,  
two f o r  the l e f t  s h i f t  and the remaining DCD gate was used f o r  
loading in the M u l t ip l icand  d i r e c t l y  from the PDP-8/S Accumulator.
Id e n t ic a l  to BR, the R123 Nand gate module was used fo r  
unloading data back to the PDP-8/S Accumulator, thus u t i l i z i n g  one 
gate a t  the ' I 1 putput of each F l ip -F lo p  of  DR, DRQ to DR^-j.
At th is  po in t  however DR's s i m i l a r i t y  to BR ends. There
is  a th i r te e n th  F l ip -F lo p  included in  DR, namely DR^, making DR a
t h i r te e n  b i t  r e g i s t e r .  The purpose of th is  ex tra  b i t  is  to  provide  
a f a c i l i t y  f o r  comparing the l a s t  three b i ts  of DR as required in
the M u l t ip l i c a t io n  Algorithm. Thus b i ts  DR-jq , DR-j-j and DR  ^ are
exam ined d u r i n g  each c y c l e ,  with  the understanding th a t  DR  ^ is zero 
a t  the f i r s t  stage of the M u l t ip l i c a t io n  process. Because a to ta l  
of  twelve r ig h t  s h i f t s  of DR are used f o r  a complete M u l t ip l i c a t i o n ,  
two r ig h t  s h i f ts  per c yc le ,  the i n i t i a l  content o f  DR0 a t  the f i r s t
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stage w i l l  be found in DRb a f t e r  the completion o f  the s ix th  or 
f i n a l  cyc le .  S h i f t in g  in DR is achieved by the same cross-connection  
and pulsing method as described f o r  BR in Section 3 .2 .
During M u l t ip l i c a t io n  the '1 '  and '0 '  outputs of  DR-jq , DR-j^,  
and DR^ are routed to the M u l t i p l i e r  C o n t ro l le r  f o r  comparison pur­
poses, and during the OA, OX, and OY pulse times the contents of BR^ 
are routed to DRq by means of  the r i g h t  s h i f t  leve l  c o n tro l .  This  
Right S h i f t  Level Control is  described in Section 3 .7 .
L
During the D iv is io n  operat ion DR  ^ is  not used. Consideration  
must nevertheless be given to i t s  contents because DR is  l e f t  
sh i f te d  in each cyc le .  I t  is  found th a t  DR  ^ must be set to zero a t  
a l l  times in D iv is ion  in order to have DR^ in the zero s ta te
such th a t  i t  w i l l  be possible to  add a 1 or 0 to i t  on the OA pulse
without  overf low. When the l e f t  s h i f t  occurs on OB, DR-j-| w i l l  again 
become zero ready to accept a 1 or 0 on the OA pulse o f  the next  
cyc le .  I t  may be mentioned th a t  the ‘Add 1 to DR-^' pulse from the  
D iv id e r  C o n t ro l le r  is applied to  the set  terminal  of  DR-j-j. Thus when 
the pulse is present a ' 1 ‘ is  added to the D-Regis ter  and when the
pulse input  is  absent nothing is done, t h a t  i s ,  e f f e c t i v e l y  a 'O' is
added to DR-j-j .
Because the D iv is io n  Algorithm y ie ld s  the correc t  magnitude 
but the wrong sign of the Quotien t ,  the tw e l f th  cycle opera t ion ,  
changing the s ign ,  must be performed on DRQ. Instead of  a l lowing  
the c lock to run any f u r th e r  and having to f in d  i t  necessary to block  
out a l l  f u r th e r  pulses to or from the Pulse Counter, in order to
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al low the tw e l f th  cycle to take p lace ,  i t  was a t  f i r s t  decided to 
merely delay the DIV. BUSY Shut-Off  pulse long enough to a l low the 
pulsing o f  the complement c i r c u i t r y  o f  DRQ. Upon fu r th e r  thought 
however, i t  was noted th a t  the l a s t  pulse generated by the Clock 
and the Pulse Counter is  the OS^ pulse. This l a s t  Add or Subtract  pulse 
of  the eleventh cycle merely changes the content o f  AR and BR on ly ,  
and leaves the content of DR una l te red .  In e f f e c t  no reason could be 
found as to why DRQ could not be complemented by the O S^  pulse;  
thus the eleventh and tw e l f th  cycles are combined in to  one basic cycle .
The M u l t ip l i c a t io n  and D iv is ion  Shut-Off  pulses are genei— 
ated by the Pulse Counter and are OR-ed together to  c le a r  the Flags 
and to shut o f f  the Clock. But since th is  complementation must be 
performed by the l a s t  pulse in D iv is ion  on ly ,  the Pulse Counter was 
a l te re d  such t h a t  the DIV. BUSY Shut-Off  pulse is generated by two 
separate p a r a l le l  c i r c u i t s .  The output of  one of  these p a r a l le l  
c i r c u i t s  is  OR-ed with the MUL. BUSY Shut-Off  pulse and the output of  
the other is used to a t t a in  the complementation of DRq.
Since a l l  input  f a c i l i t i e s  of  the DRq F l ip -F lo p  have a lready  
been used, i t  was found necessary to  perform the complementation by 
means of  c o l le c to r  t r ig g e r in g .  Once the s u f f i c i e n t  100 nanosecond 
complement pulse was produced, the ‘ 1 1 and 'O' leve l  outputs of  DRQ 
were AND-ed with the complementing pulse by the DCD gate inputs o f  
two Pulse A m p l i f ie rs .  The output pulses of  these Pulse A m p l i f ie rs  
were in turn connected back to ' 1 1 and '0 '  lev e l  outputs of the DRQ 
F l ip -F lo p  as shown in FIGURE 8. A very s tab le  mode of  operation of
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the D-Register  was thus achieved.
3 .4  Adder /Subtracter .
The design o f  the Adder/Subtracter  was achieved by 
considerat ion of  the lo g ic a l  'steps invo lved ,  expressing them in  
Boolean Algebra, and converting the f i n a l  Boolean Function to a 
form s u i ta b le  f o r  implementation in to  NAND Logic.
Suppose t h a t  i t  is  required to Add the two s i n g l e - b i t  binary  
numbers X and Y. The r e s u l t  o£ ( X+Y) is  *1'  when (X=0 and Y=1) 
or when (X=l and Y=0) , o therwise ,  the sum equals 0 with the pos­
s i b i l i t y  o f  a c a rry .  The above process can be represented in  ta b le  
form as shown below and i t  should be noted t h a t  the re s u l ts  obtained  
as, S and C, c o n s t i tu te  a Half -Adder .
X Y S c
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
TABLE 3. H a l f  Adder f o r  (X+Y)
Thus, c a l l in g  the sum S,
S = X.Y + X.Y (1)
A lso,  i f  (X=Y=1), the carry  C is  produced. Thus:
C = X.Y (2)
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Considering now a b inary  number o f  length 'n '  and r e c a l l in g  
th a t  s e r ia l  operation is  des ired ,  the p o s s i b i l i t y  t h a t  a carry  was 
generated in the l a s t  previous stage has to be taken in to  account. 
This problem requires  the storage or a v a i l a b i l i t y  of the carry  f o r  
the next stage of  the add it ion  process. The ta b le  below ind ica tes  the 
r e s u l t s ,  Sum (S) and Carry  (C) f rom the a dd it ion  o f  X and Y, and the 
previous c arry  (C^) is  also considered.
X Y Ci s C
0 0 0 0 0
0 1 0 1 0
1 0 0 1 0
1 1 0 0 1
0 0 1 1 0
0 1 1 0 1
1 0 1 0 1
1 1 1 1 1
TABLE 4. Fu l l  Adder f o r  (X+Y)
The above process con st i tu tes  a Fu l l -Adder  and from the ta b le  
the Boolean Equivalent may be w r i t t e n  by representing the ' 1 1 value  
of each v a r ia b le  by the v a r ia b le  i t s e l f  and the 'O' value by the
v a r i a b l e - b a r . Thus f o r  the Fu l l  Adder:
S = XYChj + XYC. + XYCi + XYCi (3)
and C = XYC.. + XYC.. + *XYC. + XYC.. (4)
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
38
Equations (3) and (4)  were used in  the implementation of the
Adder.
In a s im i la r  manner a H a l f -S u b t ra c te r  may be d iv ised .  
Combining two Hal f -S u b tra c te rs  the F u l l -S u b t ra c te r  is obtained..
Using the H a l f -S u b t ra c te r ,  the binary number Y may be subtracted from 
the binary number X. The resu l ts  of the operat ion are shown in TABLE 
5. in  which the p o s s ib i l i t y  of a Borrow (B) and D if fe ren ce  CD) are  
included.
X Y D B
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0
TABLE 5. H a l f -S u b t ra c te r  f o r  (X-Y)
The Boolean Functions fo r  the H a l f -S u b tra c te r  obtained from the 
ta b le  are:
D = "XY + XY* (5)
and B = "XY (6)
At th is  po in t  i t  may be worthwhile to note th a t  the r ig h t  side of  the 
Boolean Function f o r  S of  the Half-Adder and f o r  D of the H a l f -S u b tra c ­
t e r  are i d e n t i c a l ,  but C and B are d i f f e r e n t .
Considering now the s e r ia l  subtraction between binary numbers 
o f  longer leng th ,  i t  is noted th a t  the new expressions f o r  D and B
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w i l l  be a f fe c ted  by the previous Borrow (B^) .  TABLE 6.. below shows 
th is  and gives the new values o f  B and D.
X Y Bi B D
0 0 0 0 0
0 1 0 1 1
1 0 0 1 0
1 1 0 0 0
0 0 1 1 1
0 1 1 0 1
1 0 1 0 0
1 1 1 1 1
TABLE 6. F u l l -S u b tra c te r  f o r  (X-Y)
From TABLE 6 . ,  the Boolean Functions fo r  the F u l1-S ub trac ter  may now 
be w r i t t e n .  They are:
D = XYB\ + XYB\ + XYBi + XYBn. (7)
and B = XYB.. + XYB.. + XYBi + XYB.. (8)
Having thus obtained the Boolean expressions f o r  the Adder-  
Equations (3)  and ( 4 ) ,  and f o r  the Subtracter-Equations (7)  and ( 8 ) ,  
i t  would  be p o s s i b l e  t o  c o n s t r u c t  t h e  Adder and the S u b t r a c t e r  d i r e c t l y  
from these equations in AND/OR lo g ic ,  noting the f a c t  t h a t  an Add 
leve l  and Subtract  leve l  are a v a i la b le  fo r  blocking out t h a t  section  
of the Adder/Subt,racter which is not in  use a t  a p a r t ic u l a r  operat ion .
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However, upon inspection of Equations (3)  and ( 7 ) ,  i t  is  seen 
th a t  they are id e n t ic a l  in a l l  respects except f o r  the th i rd  v a r ia b le  
used, namely C. and B... Since i t  is  possible to  OR and C- 
to g eth er ,  i t  is  indeed possible to use the same c i r c u i t r y  to obtain  
the Sum (S) and the D i f fe re n c e  (D).  I f  Equations (3)  and (7) were 
thus combined the re s u l t in g  Boolean Function would be:
(S N / D )  = X Y C ^ V V  + x 7 ( Ci \ / B i ) + X Y ^ . y B p  + X Y f C A ^ / B p  ( 9 )
V
where \ y  ind icates  a l te r n a te  inputs.
Having thus decreased the c i r c u i t r y  required  fo r  the Adder/ 
S ubtrac ter ,  i t  can fu r th e r  be seen, in the Carry and Borrow Ex- 
ressions-Equations (4)  and ( 8 ) ,  th a t  the terms XYC.j and XYB^may also  
be s i m i l a r i l y  combined to form X Y ( C ^ / B ^ ) .
Since NAND lo g ic  is  used to implement the c i r c u i t r y ,  the 
conversion of the Adder/Subtracter equations from AND/OR log ic  to  
pure ly  NAND lo g ic  must now be performed. This is  done by means of  
the STROKE method. Thus, a l l  product terms are bracketed and a l l  
product and sum symbols are replaced by the Stroke symbol, / .
Rewrit ing Equation (9)  such th a t  (S \^ /D )  = R and (C1- \ y ' B1-)  = H:
R = XYH + XYH + XYH + XYH (10)
The c o n v e r s i o n  i s  now p e r fo r m e d  on E q u a t io n  ( 1 0 ) :
R = (XYH) + (XYH) + (XYH) + (XYH)
Thus R = ( X / Y / H ) / ( X /Y / H ) / ( X /Y / H ) / ( X /Y / H )  (11)
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In  the above equations, each bracketed term con st i tu tes  one NAND 
gate such th a t  the bracketed v a r iab les  are the inputs to the gate .
The outputs are again NAND-ed together  to  obta in  R.
By means of some Boolean Theorems, Equation (4) may be 
reduced to:
C = XCi + YC. + XY 
which when converted to NAND fjorm becomes:
C = (X /C1) / ( Y/C1) / (X /Y )
S i m i l a r i l y  Equation (8) may be reduced to:
B = XY + XBi + YBi 
The conversion o f  Equation (14)  to NAND form becomes:
B = ( X / Y ) / ( X / B . ) / ( Y / B i )
Figure 9 ,  the Adder /Subtracter ,  ind ica tes  how Equations ( 1 1 ) ,  
(13) and (15) have been implemented. I t  should be noted t h a t  in order  
to have B. and C.. a t  hand, the values o f  B and C must be stored.
This requires  a F l ip - F lo p ,  conveniently ca l le d  the Carry/Borrow F l i p -  
Flop, which is changed on each OS pulse as made necessary by the 
Carry and Borrow C i r c u i ts .  The outputs of  t h is  F l ip -F lo p  are (C^^ /B - j )  
and (C-jXy^ B..) which are fed back as inputs to the Carry and Borrow 
sections of the lo g ic .
One f i n a l  note is  t h a t  because the Add and Subtract  le ve ls
(12)
(13)
(14)
(15)
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are used to block out the Borrow and Carry c i r c u i t s  as needed, i t  is  
not possible  to have a Borrow during Addit ion or a Carry during  
Subtract ion .  For th is  reason, the C.. or B. inputs may be used i n t e r ­
changeably as C•Xy' B.. and C . \ y  B.v.
3 .5  Pulse Counter.
The Pulse Counter (PC) is  one of  the more c ru c ia l  sections in  
the control o f  the M u l t i p l i e r / D i v i d e r  mainly because i t  governs the 
length o f  each cycle and provides the necessary pulses w ith in  each 
cycle  to  carry  out s h i f t i n g ,  comparison, and in te rn a l  con tro l .
Because f i f t e e n  pulses are required  fo r  a long cycle of  
M u l t ip l i c a t io n  and fourteen f o r  a cycle of  D iv is io n ,  the PC must be 
a fou r-s tag e  counter th a t  can count from 0 to 15. FIGURE 10 shows the 
Pulse Counter with i t s  associated c i r c u i t r y .
In  genera l ,  as the PC is  counting, the special counts are  
r e a d -o f f  from the output o f  i t s  F l ip -F lop s  and are gated to obtain  
the count le v e ls  on these special counts. These special count le ve ls  
are then pulsed to obtain the required pulse on each special count.  
Since the PC is  not allowed' to advance u n t i l  i t  returns to zero by 
i t s e l f ,  special count le v e ls  are used to re s e t  the PC to zero by 
applying these le v e ls  to the leve l  inputs o f  the DCD gates on a 
P u ls e  A m p l i f i e r .  The  p u l s e  i n p u t s  o f  t h e s e  DCD g a t e s  a r e  then  
pulsed and thereby the Pulse A m p l i f ie r  produces a 400 nanosecond 
pulse to c le a r  the counter.
I t  was noted th a t  the stagewise switching w i th in  the counter
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
44
<5 - ** Z O ' h  >o £2 5  ^
CM «£
V •»
— o 5CfiCJ ^
FIGURE 10. Pulse Counter
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
45
is  not simultaneous and may vary up to 30 nanoseconds. Thus the special  
count le v e ls  are not c le a r  but some spikes of  short durat ion  may 
appear a t  the beginning of the switching l e v e l s ,  e s p e c ia l ly  switching  
a t  the 2 ' s ,  4 ' s ,  and 8 's  po s i t io ns .  I f  the leve ls  were thus simul­
taneously pulsed a t  the beginning of  a change in a count o f  PC, these 
spikes could produce some undesirable pulses as well  as the c o r rec t  
ones. For th is  reason i t  was found necessary to pulse the special
count l e v e ls ,  then delay the clock pulse such th a t  the delayed clock
would be used to advance the Pt to  the next count.
A 200 nanosecond delay was produced f o r  th is  purpose by means
of  two in v e r te rs  and two Pulse A m p l i f ie rs .  The rea l  clock output 
was used to pulse the special count le v e ls  and to i n i t i a t e  the delay.  
The delayed clock pulses were then used to change the value of  the 
PC. In th is  manner i t  became possible to read o f f  the zero count 
which was used to generate the 0A pulse.
The count of 0000 was detected v ia  a NAND-gate and i t s  
associated leve l  was pulsed by the rea l  clock to obtain the 0A pulse.  
A l l  gates req u ir ing  the OA pulse were supplied from th is  p o in t ,  i e .  
the OA pulse source.
In  M u l t ip l i c a t i o n ,  the next twelve pulses required are the 
twelve OS pulses. In order to generate these pulses two special  
counts were read o f f ,  namely the f i r s t  and the tw e l f th .  These two 
counts were used to set and c le a r  the OS F l ip -F lo p  by means of  some 
gating and a Pulse A m p l i f ie r .  The output of the OS-FF was then 
pulsed by the rea l  c lock. Since the OS-FF is  set  f o r  only twelve
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pulse t imes, the r e s u l t  is  twelve p o s i t iv e  pulses and th is  po in t  in  
the gat ing thus becomes the p o s i t iv e  source of  the twelve OS pulses.
The gating used to set and c le a r  the OS-FF is  as fo l lo w s .  The 
OA leve l  is p o s i t iv e  a t  i t s  source. When NAND-ed w ith  the MUL. BUSY 
Lev e l ,  which is  negat ive ,  the r e s u l t  is a p o s i t iv e  going level  
change a t  the t r a i l i n g  edge o f  the  OA l e v e l .  T h is  leve l  change 
t r ig g e rs  the R602 Pulse A m p l i f ie r  producing a 100 nanosecond pulse 
used to SET the OS-FF. Due t o vthe f a c t  t h a t  the other DCD gate of  the 
R602 Pulse A m p l i f ie r  is  used to produce a SET pulse f o r  the OS-FF 
during D iv is ion  on another special count, the SET pulses to the OS-FF 
are e f f e c t i v e l y  OR-ed together in M u l t ip l i c a t io n  and in  D iv is io n .
I t  may be noted th a t  i t  would be possible to use the inverted OA 
leve l  to se t  the OS-FF d i r e c t l y ;  however, during a Fast Operation i t  
is  d es irab le  not to set  the OS-FF to avoid producing any extraneous 
pulses a t  the OS pulse source. This may be f u r t h e r  explained by the  
f a c t  th a t  in a Fast Operation the PC skips the counts from 1 to 12. 
Accordingly,  i f  the OS-FF were set by the t r a i l i n g  edge o f  the zero  
count, there  would be no means to c le a r  i t .  Thus, the OX and OY 
pulses would also appear a t  the OS pulse source, causing inc o rre c t  
re s u l ts .
In order to c le a r  the OS-FF, the special  count 12 is read 
from the counter.  While the output of  the OS-FF is  pulsed by the 
real  clock to obtain the tw e l f th  OS pulse,  the twelve count leve l  is 
pulsed by the delayed clock to  c le a r  the OS-FF.
As the counter is advanced to 13, th is  count is  again read
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and pulsed to obtain the OX pulse in  a s im i la r  fashion as was done to
obtain the OA pulse.
Again the counter is  advances and the special count, 14, is  
detected and is  then pulsed to obtain the OY pulse. The special count 
leve l  of 14, being p o s i t iv e  fo r  the durat ion of  the count, is  also  
sent to the DCD leve l  input o f  the R602 Pulse A m p l i f ie r .  The delayed 
clock pulse which a r r iv e s  a t  the DCD pulse input  o f  the Pulse 
A m p l i f i e r ,  t r ig g e rs  i t  to produce the pulse t h a t  is  used to c le a r  
the PC. In th is  manner, the PC is re s e t  to 0000, ready to s t a r t  the
next cyc le .  Furthermore the special count l e v e l ,  14, is  also
inverted  and is used to block the delayed clock pulse from advancing 
the counter while  the PC is  being c leared .  To do th is  the negative
14 lev e l  is  applied to the DCD leve l  input o f  'One ■ 's F l ip -F lo p  of
the Pulse Counter.
In  the case where the M u l t i p l i e r  C o n t ro l le r  f inds t h a t  a 
Fast Operation is  req u ired ,  the OA pulse is produced as before .  How­
ever ,  the OS-FF is  not s e t ,  and the Jam Pulse produced by the 
M u l t i p l i e r  C o n t ro l le r  is used to jam the number 13 irito the Pulse 
Counter. The jam t ra n s fe r  is accomplished by applying the Jam Pulse to 
the ex tra  DCD gate a t  the ' s e t '  input  o f  the appropr ia te  R205 F l i p -  
Flops o f  the Pulse Counter. Thus, on the next rea l  clock pulse the  
OX pulse is  produced and the cycle is completed as before.
In  D iv is io n ,  fourteen pulses are required during each cyc le .  
The OA pu lse ,  as produced f o r  M u l t ip l i c a t i o n ,  is  a lso produced here
^without any change in the lo g ic .
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The next special count, namely QQ01, is also read from the
counter and is  pulsed by the rea l  c lock to produce the OB pulse.
The 0001 count l e v e l ,  i e .  OB l e v e l ,  is inverted and applied to the 
DCD pulse input of the R602 Pulse A m p l i f ie r  used to produce the  
set pulse of OS-FF. On the t r a i l i n g  edge of  the OB leve l  th is  set  
pulse is  produced. The tw e lve  OS pu lses  are then produced by pul sing 
the output o f  the OS-FF. Then, by reading the 13 count leve l  from 
the counter,  in v e r t in g  i t ,  and pulsing i t  by the delayed c lock ,  the  
OS-FF is  c leared .
Because on the tw e l f th  OS pulse, th is  cycle in the D iv is io n
process is  f in is h e d ,  the 13 count leve l  is a lso applied to the
second DCD gate of the Pulse A m p l i f ie r  th a t  is  used to c le a r  the PC 
to  zero. Furthermore, i t  is  gated with the 14 count leve l  of  
M u l t ip l i c a t io n  to produce the leve l  used to block the delayed clock  
from advancing the PC whi le  i t  is being c leared .
In  the above fashion the Pulse Counter produces a l l  the 
pulses required in  any s ing le  cycle  w i th in  the M u l t ip l i c a t io n  or 
D iv is ion  processes.
3 .6  Cycle Counter.
Of the two counters present ,  the Cycle Counter is  the less  
complex one, and i t s  primary purpose is to reg u la te  the number of  
cycles required in the two types of  processes. Since twelve cycles  
are required in D iv is io n ,  the Cycle Counter (CC) must be a t  l e a s t  
four  b i ts  in leng th ,  and because only s ix  cycles are necessary in
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M u l t i p l i c a t i o n ,  the CC must be capable o f  counting by ones or twos.
I t  must a lso be capable of  detect ing  the f in a l  cycle in  each case and 
shut o f f  the u n i t  such th a t  the re s u l ts  are s a fe ly  stored in the 
appropr ia te  r e g is te r s .
The DEC R202 F l ip -F lo p s  were found to be s u f f i c i e n t  to use 
here since the CC is  b a s ic a l ly  an up-counter and no d i r e c t  t ra n s fe r  of  
data is  required in to  i t .  The lo g ic  is arranged, as shown in FIGURE 11, 
such t h a t  the OA pulse,  which j s  common to the M u l t i p l i e r  and to the 
D iv ider  sec t ions ,  advances the counter each time th is  pulse occurs.
Thus the count 0000 is not used as the counter advances to 2 , 4 , 6 , 8 , 1 0 ,  
12 in M u l t ip l i c a t io n  and to 1 , 2 , 3 , 4 , 5 , 6 , 7 , 8 , 9 , 1 0 , 1 1  in D iv is io n .  
Furthermore, before counting s t a r t s ,  the CC is  d i r e c t  cleared on the 
I0T1 pulse when the f i r s t  data item is loaded in to  AR.
The 0A pulse is  routed to the DCD pulse inputs of the ' 1 1s 
F l ip -F lo p  in D iv is ion  by gating i t  w ith  the DIV. BUSY F lag ,  and is  
routed to the pulse inputs o f  the DCD gates of  the ‘ 2 ‘ s F l ip -F lo p  in  
M u l t ip l i c a t io n  by gating 0A with the MUL. BUSY Flag. One problem th a t  
had to be r e c t i f i e d  was th a t  i f ,  as i n i t i a l l y ,  the counter were in the 
zero s t a t e ,  then the output of  the '1 * s F l ip -F lo p  was a t  ground. Since 
the output leve l  was then inverted and NAND-ed w ith  the DIV. BUSY Flag 
and since the Flag was set before the f i r s t  0A pulse a r r iv e d ,  f o r  a 
short length of time the DCD pulse input  o f  the '2 's  F l ip -F lo p  was 
driven to ground. This set the counter to the '2 '  s ta te  before the  
f i r s t  0A pulse a r r ive d  and thus counting was erroneous.
To remedy th is  s i t u a t io n ,  an R204 F l ip -F lo p  was added to the
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11' ou tpu t 's  c i r c u i t r y .  The R204 was set  by the OA pulse and i t s  
output was then used in  place of the DIV. BUSY leve l  to gate the o u t ­
put of  the ' V s  FF to the pulse inputs o f  the 2 's  FF. Thus, since up 
to the time of  the f i r s t  OA pulse the output o f  the ' 1 ' s FF is blocked 
o u t ,  the f i r s t  OA pulse on DIV. BUSY is  capable o f  s e t t in g  the CC to 
the ' 1 ' s t a t e .  The f i c t i c i o u s  DIV. BUSY Level comes on a t  th is  time 
but the inver ted  ' 1 ' s output is  now a t  ground again blocking out any 
change in the '2 's  FF. On the vsecond and subsequent OA pulses the  
counter changes as in normal operat ion .
In  the M u l t ip l i c a t io n  op era t ion ,  the OA pulse is NAND-ed w ith  
the MUL. BUSY Flag and is applied to the DCD inputs of the TWO's FF.
At the same t im e,  since the DIV. BUSY Flag is  a t  ground, the output  
of the ' 1 ' s FF is  blocked out thus reducing the u n i t  to a t h r e e - b i t  
counter,  and e f f e c t i v e l y  causing the count to proceed upward by twos.
As M u l t ip l i c a t io n  or D iv is io n  is completed, the CC must 
generate a pulse th a t  w i l l  stop the clock and in d ic a te  th a t  the opera­
t io n  has been completed. For th is  purpose the leve l  output of the 
count fo r  the l a s t  cycle is  detected and is pulsed by the appropriate  
l a s t  pulse w ith in  the f in a l  cyc le .  The r e s u l ts  are e f f e c t i v e l y  OR-ed 
together to achieve s h u t -o f f  fo r  both M u l t ip l i c a t io n  and D iv is io n .
The l a s t  cycle f o r  M u l t ip l i c a t io n  is  the s ix th  and f o r  D iv is io n  the  
f i n a l  cycle is  the e leventh.  I t  should be noted t h a t  the tw e l f th  
cycle f o r  D iv is ion  consists of  a s ing le  pulse which is  obtained d i r e c t ­
ly  from the D iv id e r  S h u t -o f f  Pulse Source. The number I I  is  thus read 
by two gates from the CC and a f t e r  f u r t h e r  gat ing the res u l ts  are
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OR-ed togther  to produce the S h ut -o f f  leve l  o f  the respect ive  
operat ion .  I t  could be said th a t  in  r e a l i t y  the number s ix  is  de­
tected in the CC in  M u l t ip l i c a t io n  because the CC a t  th is  time is  
considered as an e f f e c t iv e  t h r e e - b i t  counter.  R ea l ly  the '8 's  and ‘ 4 
FF's of  the f o u r - b i t  counter are examined.
In M u l t ip l i c a t io n  the 1ast pulse in any cycle is  the OY puls 
which is  gated a t  th is  po int  with the S h u t -o f f  l e v e l .  In D iv is ion  
though, the l a s t  pulse of  a cycle is the tw e l f th  OS pulse. Since OS-, 
is  not e a s i ly  detected or separated from the other OS pulses, the 
equ iva len t  of  0S-j2 is  generated by gating the rea l  c lock ,  the DIV. 
BUSY Lev e l ,  and the Reset Level o f  the Pulse Counter. The r e s u l t  is  
t h a t  the 0S-,2 pulse is  generated in each D iv is io n  cycle .  When th is  
pulse is then gated with the S h u t -o f f  leve l  produced in the CC the  
co rrec t  S h u t -o f f  pulse is  produced in D iv is io n .  S i m i l a r i l y ,  the OY 
pulse and the S h u t -o f f  leve l  are gated to produce the correc t  Shut- 
o f f  Pulse f o r  M u l t ip l i c a t i o n .  The re s u l ts  of  these two gates produ­
cing the separate S h ut -o f f  Pulses are then e f f e c t i v e l y  OR-ed to  
bring about a source fo r  a s ing le  S h ut -o f f  Pulse f o r  both processes.
In  M u l t ip l i c a t io n  and D iv is io n  the S h u t -o f f  Pulse may be 
d i r e c t l y  used to c le a r  the Busy Flag in  order to shut o f f  the c lock.  
In D iv is ion  however, the D iv ider  S h u t -o f f  Pulse is  also used as the  
complement pulse fo r  DRQ as previously  d i s c u s s e d  in S e c t i o n  3 . 3 .
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3 .7  Right S h i f t  Pulse and Level Control.
The purpose of the log ic  shown in  FIGURE 12. is to accumul­
a te  a l l  the required r i g h t  and l e f t  s h i f t  pulses, to combine them 
as necessary and to d is t r ib u t e  them to the appropr ia te  r e g is te r s .
The requirements in d ic a te  th a t  AR must be sh i f te d  r ig h t  
whenever OS pulses occur whether M u l t ip l i c a t io n  or D iv is ion  must 
take place. BR must be s h i f ted  r ig h t  whenever OS pulses occur as 
well  as when the M u l t i p l i e r  C o n t ro l le r  generates r ig h t  s h i f t  pulses 
on the OA or OX, and on the OY pulses. The r ig h t  s h i f t  requirement of  
DR is th a t  only the OA or OX, and the OY r i g h t  s h i f t  are necessary 
as supplied by the M u l t ip l i e r  C o n t ro l le r .
Since OS pulses occur when Addit ion or  Subtract ion is 
req u ired ,  and since 3 mil l iamps are required a t  each stage o f  the 
twelve b i t  AR, the OS pulses must be supplied from a Pulse A m p l i f ie r  
to provide s u f f i c i e n t  power fo r  the r ig h t  s h i f t  requirements of  AR. 
The OR-ing of the OS pulses w ith  the r i g h t  s h i f t  pulses from the 
M u l t ip l i e r  C o n t ro l le r  supplies a l l  the r ig h t  s h i f t s  t h a t  must take  
place in BR again with the help of a Pulse A m p l i f ie r  to supply the 
necessary current  load. For DR i t  is  merely necessary to provide the 
OA or OX, and OY s h i f t  pulse through a Pulse A m p l i f ie r  to a t t a i n  
c o rrec t  s h i f t i n g .
This may be an appropriate  po in t  to mention also th a t  in 
D iv is io n ,  where l e f t  s h i f t in g  of BR and DR is  necessary, the 
am pl i f ied  OB pulse must be supplied to the two r e g is te r s  involved.
The Right S h i f t  Level Control may be observed in FIGURE 12
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and i t s  output is  routed to the input c i r c u i t r y  of  the DRq F l ip -F lo p  
in FIGURE 8. A set  of four NAND gates are placed between the l a s t  
F l ip -F lo p  of  BR and the f i r s t  F l ip -F lo p  of DR so t h a t ,  during the OS 
pulse t imes, the output o f  BR^ is fed to  the Adder /Subtrac ter , and 
during the OA, OX and OY pulse times the ouput o f  BR-j-j is  applied to 
the DCD leve l  inputs of DRQ. This controls  the leve l  inputs to the 
Adder/Subtracter  and to DRQ during the r i g h t  s h i f t s  and has thus been 
ca l led  the Right S h i f t  Level Contro l .
3 .8  M u l t i p l i e r  C o n t ro l le r .
As shown in FIGURE 13, the log ic  diagram f o r  the M u l t i p l i e r  
C o n t r o l le r ,  the output le v e ls  of  DR^q , DR.^ and DR^ are compared.
Gates 1 and 2 compare the '0 '  and '1 '  outputs of  DR^ -j and DR^. I f  
the r e s u l ts  of th is  comparison show th a t  these b i ts  are u n l ik e ,  then 
n e i th e r  gate is  s a t is f i e d  and t h e i r  outputs are -3 v o l ts .  In th is  
case, the inverted  outputs y ie ld  a ground input to gates 4 and 5.
As a r e s u l t ,  the outputs of gates 4 and 5 are -3 v o l ts  causing a 
ground output from gate 6. I f  the output of gate 6 is  ground a Long 
Operation w i l l  occur during th is  cyc le ,  and, i f  the output is  -3  vo l ts  
a Fast Operation is ind ica ted .
The Leech Algorithm states  t h a t  i f  the three b i ts  compared are 
a l i k e ,  a Fast Operation is req u ired ,  and i f  u n l ik e  a Long Operation  
must occur. Supposing then th a t  DR^ = DR  ^ = 1,  the output of  gate 1 
w i l l  be ground. In e i th e r  of  the above cases gates 4 and 5 are used 
to determine whether or not one o f  the Fast Operation patterns has
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occurred. Thus i f  DR^Q = DR^ = DR  ^ = 1 ,  the output of  gate 4 is
ground. This causes a -3 v o l t  output from gate 6 in d ic a t in g  a Fast
Operation. S i m i l a r t l y  when the pa t te rn  is  DR- q^ = DR^ = DR  ^ = 0 ,  the 
output of  gate 5 is  ground causing -3 v o l t s ' a t  the .output of gate 6,
again in d ic a t in g  a Fast Operation. This concludes the recogn it ion  of
the 000 and 111 pa t te rn s .
I f  we s t i l l  assume DR^ = DR  ^ whether 11 or 00, the output of  
gate 3 is  -3 v o l t s .  I f  a Fast Operation does not occur,  i e .  output  
of gate 6 is  ground, two types of operations may s t i l l  be recognized.  
These are the cases 100 and 011 in which a p r e - s h i f t  must take place  
on the 0A pulse. The ground output of gate 6 is  inverted and, togeth­
er w ith the output of  gate 3 ,  is  pulsed by the 0A pulse. I f  the above 
condit ions are thus s a t i s f i e d ,  an 0A pulse w i l l  be generated a t  the 
output of  gate 7 f o r  purposes of r i g h t  s h i f t i n g .
In the remaining four  cases, where the patterns may be 010,
101, 110 or 001, no OA pulse w i l l  be generated a t  the R ig h t - S h i f t  Pulse
source, namely a t  the output  of gate 11.
Two r i g h t  s h i f ts  must occur in each cycle of  the M u l t ip l i c a t io n  
process. In a l l  cyc les ,  except where the observed pattern  was 100 or 
O i l ,  an OX and an OY s h i f t  pulse are produced a t  the output of  gate 
11 by means of  gates 10 and 9 r e s p e c t iv e ly .  These pulses are o f  course 
o b t a i n e d  from the P u ls e  Counter and a r e  g a t e d  a t  g a t e s  9 and 10. I f  
a pattern  l i k e  100 or Oil  is observed and an OA pulse is produced a t  
the output of gate 7, both OX and OY cannot be allowed to appear a t  
the Right S h i f t  Pulse Source. The R202 F l ip -F lo p  was inserted  f o r  the
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purpose o f  a l lowing only one of OX or OY through. I n i t i a l l y  the FF 
is  c l e a r ,  and when the OA pulse occurs a t  the output of gate 7 ,  the
FF is  set using the OA pulse. This causes the 'O' output of  the FF to
become ground and blocks the OX pulse from passing through gate 10. The 
OX pulse is  used in turn to c le a r  th is  FF so th a t  i t  is ready f o r  the 
next cyc le .
The outputs o f  gates 8 ,  9 and 10 are OR-ed together using
gate 11 and the output o f  gate 11 is  inverted and used as the Right
S h i f t  Pulse Source fo r  the s h i f t  pulses OA, OX and OY.
One fu r th e r  consideration a t  th is  po in t  is the generation of
the Jam Pulse. When a Fast Operation occurs, the Fast Operation leve l
is  gated with the MUL. BUSY Flag and the OA pulse,as shown by gate 12, 
to produce a condit ion th a t  w i l l  a l low the Pulse Counter to  be
advanced by twelve ,  in other words, to  skip the Addit ion or Subtraction
operation in th a t  p a r t ic u la r  cyc le .  The output o f  gate 12,used to set  
an R202 FI ip -F lop ,  from here on is known as the Jam FF. The 11 ' output of  
the Jam FF is  pulsed by the same clock t h a t  is  used to advance the 
PC. In th is  manner a s ing le  pulse,  the Jam Pulse, is  produced. The 
Jam Pulse, as discussed in Section 3 .5  is  applied to the DCD lo a d - in  
gates of the Pulse Counter. Thus, a f te r  the OA pu lse ,  the OX pulse is  
produced by the PC. This OX pulse is  f u r th e r  used to c le a r  the Jam FF.
In the above manner, the M u l t i p l i e r  C o n t ro l le r  f i r s t  detects  
what kind of  cycle  w i l l  occur , Fast or Long, and then generates the 
OA, OX, OY and Jam pulses as necessary.
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3 .9  D iv id e r  C o n t ro l le r
I t  was due to the simple or compact nature o f  the D iv ider  
C o n tro l le r  th a t  i t  was a c tu a l ly  decided to include the D iv id e r  in 
th is  p ro je c t .  The Booth Algorithm f o r  D iv is ion  states th a t  ARQ and BRQ 
are to be compared. On the basis of  th is  comparison the Add/Subtract  
FF is  set to the desired s t a t e ,  and also using the r e s u l ts  of  the 
comparison a ' I 1 or 'O' is  added to DR. FIGURE 14 shows the log ic  fo r  
the D iv ider  C o n t r o l le r ,  and, f o r  the sake of compactness, the Add/ 
Subtract FF is  also included here even though the Add/Subtract FF is  
used both in M u l t ip l i c a t io n  and in  D iv is io n .
The ' 1 1 and 'O' outputs of  ARQ and BRQ are applied to gates 
1 and 2 of the D iv ider  C o n t ro l le r .  The r e s u l ts  are OR-ed together such 
t h a t  when ARQ = BRQ the output of  gate 3 is -3 v o l t s ,  and when 
ARq f  BRq the output o f  gate 3 is  ground. This output is applied to 
one p a i r  o f  DCD gates of the Add/Subtract FF -  the inverted  output  
is  applied to one DCD gate and the actual output to the other -  and 
on the OA pulse the Add/Subtract FF is set f o r  l i k e  r e s u l ts  and 
cleared f o r  un l ik e  r e s u l ts .  The ' I 1 and '0 '  outputs of  the Add/Subtract  
FF ind ica tes  Subtraction and Addit ion r e s p e c t iv e ly .
The '1 '  and 'O' outputs of  DR-jq are also applied to the second 
p a i r  o f  c le a r  and set DCD gates o f ' the Add/Subtract FF to produce the 
proper Addit ion and Subtract ion leve ls  a t  the 'O' and ' I 1 output . 
terminals  of  the Add/Subtract FF during M u l t ip l i c a t io n .
Furthermore, in D iv is ion  the output of gate 3 is  also gated 
with the OA pulse to produce the 'ADD 1 to DR' pulse i f  the r e s u l t  of
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the comparison a t  gate 3 is  -3 v o l t s ,  th a t  i;s, i f  ARq ^ BRq .
3 .10  I / O ,  Clock, and Flag C i r c u i ts .
From the regu lar  I /O  cable posit ions o f  the PDP-8/S In t e r f a c e ,  
s ix  cables are connected to the M u l t i p l i e r / D i v i d e r  in  order to accom­
p l is h  data and in s t ru c t io n  t ran s fe rs  to or from the accumulator of the 
PDP-8/S.
The PDP-8/S accumulator output l in es  are connected to the 
input  gates a f  a l l  three r e g is t e r s ,  AR, BR and DR. In turn the  
output l in e s  of  BR and DR of the M u l t i p i i e r / D i v i d e r  are connected in  
p a r a l le l  to  the input gates o f  the PDP-8/S accumulator. Furthermore,  
the l a s t  8 b i ts  of the Memory Buffer  Register  (MBR) o f  the PDP-8/S 
are p a r a l l e l  connected to the device coding inputs of the two Device 
Selec tor  Modules (W103 Modules) of the M u l t ip l i e r / D i v i d e r  as neces­
s i ta te d  by the code numbers assigned to the device ,  namely 40 and 41. 
The only remaining cable connections required are the three  l ines  
connecting the IOP Generator o f  the PDP-8/S to  the IOP inputs of  
the two Device Selectors of  the M u l t i p i i e r / D i v i d e r . The I /O  Skip 
l i n e  th a t  is  used to in d ica te  the ready status of the external  device  
is  also required .
Figure 15 shows the Device S e lec tors ,  F lags,  clock and Delay  
c i r c u i t s .  When an I /O  in s t ru c t io n  occurs, the PDP-8/S IOP Generator  
produces the corresponding IOP pulses, namely IOP1 , I0P2, I0P4 or a 
combination of  these depending on the p a r t ic u la r  in s t ru c t io n .  The 
external  device is  selected using the MBR whose contents are decoded
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by means o f  the NAND gate in  the p a r t ic u la r  Device S e lec to r .  When an 
external  device is  se lec ted ,  the IOP pulses are allowed to enter  th a t  
p a r t ic u l a r  device by means of  the three Pulse A m pl i f ie rs  in  the Device 
Selector .  These Pulse A m pli f ie rs  generate the appropriate  and 
corresponding IOT pulses, I0T1 , I0T2 or I0T4 ,  and these pulses are in  
turn used to i n i t i a t e  the execution o f  the various in s t ru c t io n s .
The I0T1 pulse o f  Device Selector  40 is  used to f i r s t  c le a r  
a l l  r e g is t e r s ,  counters and f la g s .  I t  is  then delayed 400 nanoseconds 
using an R302 delay to a l low the c leared F l ip -F lo p s  to s e t t l e  in the 
'O' s ta te  and a t  the end o f  the de lay ,  using the delayed pulse,  AR is  
p a r a l l e l  loaded with the value of the M u l t ip l ic a n d  or D iv isor  from 
the accumualtor of the PDP-8/S.
The I0T2 pulse generated by code 6402 is used to set  the MUL. 
BUSY Flag which is  an R204 F l ip -F lo p  shown in FIGURE 15. The 'O' 
outputs o f  the Flags are OR-ed together such t h a t  whenever one or the 
other of  the two Flags is s e t ,  the r e s u l t in g  negative lev e l  s ta r ts  the 
clock ( the R401 module) a f t e r  another 400 nanosecond delay.
At the same time th a t  the I0T2 pulse sets the MUL. BUSY Flag
i t  is  also used to pulse the DCD input gates o f  DR to load the value
of the M u l t i p l i e r  from the Accumulator of  the PDP-8/S in to  DR.
S i m i l a r i l y ,  a t  the same time t h a t  the I0T4 pulse sets the DIV. BUSY 
Flag ,  the I0T4 pulse is  also used to load the value of the Dividend  
in to  BR from the PDP-8/S Accumulator.
The s e t t in g  of  the R204 F l ip -F lo p s  would o r d i n a r i l y  s t a r t  the 
c lock ,  but since the loading operat ion is  performed by I0T2 as well  as
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by I0 T 4 ,  i f  the s ta r t in g  of the clock were not delayed the contents of  
the BR or DR could be destroyed. Thus, the delay c i r c u i t  shown in  
FIGURE 15 was inserted  and the clock is  s ta r te d  a f t e r  the delay is  
complete.
The Device S e le c to r ,  coded 41 ,  is  used f o r  unloading data and 
f o r  te s t in g  the DEVICE BUSY Flags. The negative I0T1 pulse generated 
by 6411 is  used to pulse the outputs o f  the MUL. BUSY and DIV. BUSY 
Flags such th a t  i f  e i t h e r  Flag ind icates  a Busy Device a pulse is  
sent back to the PDP-8/S in s t ru c t in g  the computer to  t e s t  again. When 
the Flags are c le a re d ,  no IOS pulse is returned to the PDP-8/S 
in d ic a t in g  t h a t  the current  operat ion has been completed.
The I0T2 pulse generated by Code 6412 is  used to pulse the 
Unload NAND gates (R123 Modules) o f  DR achieving a p a r a l l e l  t ra n s fe r  
of  the contents o f  DR to the Accumulator of  the PDP-8/S. S i m i l a r i l y ,  
the I0T4 pulse generated by Code 6414 is  used to achieve an id e n t ic a l  
unloading of  the content o f  BR back to the PDP-8/S Accumulator.
3.11 Tota l  Sequence of Operation.
A l l  the log ic  used in the M u l t i p i i e r / D i v i d e r  has now been 
described and an ove ra l l  sequence shal l  now be described fo r  a 
M u l t ip l i c a t i o n  and f o r  a D iv is ion  Operation.
The M u l t ip l i c a t io n  sequence begins with loading the M u l t i p l i ­
cand in to  AR using the I0T1 pulse as generated by the Code 6401.
Then using the I0T2 pulse generated by the code 6402, the M u l t i p l i e r  
Quantity  is  loaded in to  DR. The MUL. BUSY Flag is  then set  and the
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
65
l a s t  three b i ts  of  DR are compared with the understanding th a t  DR  ^ is  
i n i t i a l l y  in the 'O' s ta te .  The clock begins to advance the Pulse 
Counter and the Cycle Counter and from the Pulse Counter the OA pulse 
sets the Add/Subtract F l ip -F lo p ,  as warranted, and i f  necessary, a 
p r e - s h i f t  is  performed on BR and DR, or a Jam Pulse may be produced as 
a r e s u l t  o f  the comparison. I f  a Fast Operation is warranted, the  
OX and OY pulses are produced next;  i f  however, the r e s u l t  of  the  
comparison ind ica tes  a Long Operation,  then the OS-FF is set to the 
' I 1 s ta te  and the twelve OS pulses fo l lo w .  The OS pulses perform an
*4*Addit ion or Subtraction between AR and BR, i e .  ( BR _ AR ) .  Follow­
ing t h i s ,  the OX and OY pulses are produced whicht along w ith  the  
previous OA pulse,  perform the necessary r ig h t  s h i f t s .  The f i r s t  
cycle o f  M u l t ip l i c a t io n  is completed, the PC is  cleared and, on the 
OA pulse of  the next c yc le ,  the Cycle Counter is advanced by two 
again. In a s im i la r  manner the second to the s ix th  cycles are com­
p le ted .  On the s ix th  c yc le ,  when the OY pulse occurs, the MUL.BUSY 
Flag is  cleared and the M u l t ip l i c a t io n  Operation has been completed.
As the MUL. BUSY Flag is  c le a red ,  and the I0P1 p u l s e i s  generated by 
Code 6411, the skip pulse is  not sent back to the PDP-8/S in d ic a t in g  
th a t  the M u l t ip l i c a t i o n  is complete. Following t h i s ,  the 6412 and 
6414 in s t ru c t io n  can unload the most and le a s t  s ig n i f i c a n t  port ion of  
the r e s u l t  and place them in to  the PDP-8/S Accumulator.
The D iv is ion  sequence s i m i l a r i l y  begins by loading AR, with  
the Dividend in t h is  case, using the I0T1 pulse generated by Code 6401. 
At f i r s t  a general c lea r in g  is done on a l l  r e g is t e r s , f l a g s  and counters,
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fo l low in g  which the loading operat ion occurs. Using the JOT4 pulse
generated by Code 6404, the D iv is o r  is  loaded in to  BR and the DIV.
BUSY Flag is  s e t .  Following a delay the clock s ta r ts  to pulse the
PC producing the OA pulse which advances the Cycle Counter by one.
The f i r s t  b i ts  of  AR and BR are compared and on the OA pulse the  
Add/Subtract FF is set to the required s ta te  and a t  the same time a 
11 ’ or ‘ O' is  added to DR. On the next clock pulse,  the PC produces 
the OB pulse which is used to l e f t  s h i f t  BR and DR by one p lace .  The 
other purpose o f  the OA pulse is  to set  the OS-FF to the ‘ I 1 s ta te  
such th a t  on the next twelve clock pulses the twelve OS pulses are  
produced . The twelve OS pulses accomplish the required Addit ion or 
Subtraction o f  AR and BR, i e .  ( BR + AR ) or ( BR -  AR ) .  At th is  
point  the f i r s t  D iv is ion  Cycle is  complete so t h a t  the PC is cleared  
making the device ready f o r  the second cyc le .  On the upcoming OA 
pulse,  the CC is  again advanced by one and cycles two to eleven are  
performed in an id e n t ic a l  manner.
When the eleventh cycle has been completed the tw e l f th  OS 
pulse has been detected and used to complement DRQ thus correct ing  the 
sign of  the Quotient.  The tw e l f th  OS pulse also shuts o f f  the clock  
and c lears  the DIV. BUSY Flag.  On the next I0T1 pulse generated by 
Code 6411 no IOS pulse is  sent back to the PDP-8/S ind ica t ing  th a t  
the D iv is ion  has been completed. The Quotient is  then unloaded from 
DR to the PDP-8/S using the I0T2 pulse generated by Code 6412. In 
closing i t  may be mentioned t h a t  the f i n a l  remainder may also be 
unloaded by the I0T4 pulse generated by Code 6414 f o r  examination 
and round-o ff  correc t ion  by the programmer.
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PERFORMANCE
4.1 Cost R e a l iz a t io n .
The overa l l  cost o f  the M u l t ip l i e r / D i v i d e r  was estimated a t  
$1500 . ,  however, the  a c tua l  c o s t  which a ls o  in c lu d e d  the mounting pa­
n e ls ,  bussing s t r i p s ,  cables, and cable ends, ju s t  exceeded $2000.
I t  should be mentioned though th a t  in some places the c i r c u i t r y  
may not be the optimal one due to the f a c t  t h a t  in some sections  
d i f f e r e n t  lo g ic  may be used to accomplish the same function.. As an 
example, a delay may be achieved using an R302 module or by the i n t e r ­
connection o f  several Pulse A m p l i f ie rs ,  or even by means of  a counter.  - 
The method used was decided by the type of components th a t  were a v a i l ­
able a t  the t ime. Another example may be the question of  which method 
requires  more c i r c u i t r y :  to have a counter count by ones and twos 
u n t i l  the f i n a l  count or to have i t  count by ones a t  a l l  times and 
detec t  the d i f f e r e n t  f in a l  counts?
Also,  due to problems incurred in the debugging stage and due 
to the so lu t ion  o f  these, in  many places there are modules in which 
a l l  the c i r c u i t r y  has not been u t i l i z e d .  In some spots where spare 
gates were a v a i la b le  they were not used because of the lengths of  
wires which would have had to be attached f o r  use in more d is t a n t  
lo ca t io n s .  I f  long lengths of  wire are used, w ir ing  capacitance could 
become n o t iceab le .  I f  the p ro je c t  were to be c a rr ie d  in to  the produc­
t io n  stage,  many of these cost in e f f i c ie n c ie s  could e a s i ly  be corrected.
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With t h is  in  mind and keeping in  mind th a t  the main purpose 
was the r e a l i z a t i o n  of  a funct iona l  u n i t ,  the in te n t io n  of  the p ro je c t  
was indeed r e a l i z e d  and well  rewarded. Producing the device on a 
l a rg e r  qu an t i ty  scale would also reduce costs and the overshoot in the  
estimated cost could then be termed minimal.  A low cost u n i t  was pro­
duced w ith  e x c e l le n t  performance res u l ts  as w i l l  now be discussed.
4 .2  Speed R e a l iz a t io n .
In  theory as modules la b e l le d  '2 MHz' were used, i t  could be 
expected t h a t  2 MHz operation should have been r e a l i z e d .  NAND gating  
w i l l  respond to such a speed but DCD gating on F l ip -F lo p s  requ ire  a 
400 nanosecond setup time on the leve l  inputs before the gates can be 
pulsed. To t h i s ,  carry  propagation in counters may be added, 70 nano­
seconds per stage, and the maximum r e a l i z a b le  speed is cut to about
1 .3  MHz. In an attempt to avoid overdr iv ing and operat ion too close
to the upper l i m i t ,  1 MHz operation was used and th is  speed does 
s a t i s f y  the i n i t i a l  requirements as ou t l ined  in  CHAPTER I .
Accordingly the maximum M u l t ip l i c a t io n  time became 90 micro­
seconds and the minimum M u l t ip l i c a t i o n  time is  18 microseconds. This 
is  of  course exclus ive  of  the time required by the PDP-8/S to gener­
a te  the IOP pulses and exclusive o f  the times required to  load in
data and to unload r e s u l ts .  The time required f o r  a D iv is ion  is
furthermore f ix e d  a t  154 microseconds. These times also meet the  
speed and time requirements of CHAPTER I .
The speed of  the device was also tested out w ith regards to
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comparison with software methods. A programme was w r i t te n  to m u l t ip ly  
together a l l  possible combinations o f  p o s i t iv e  and negative numbers.. 
The range of  p o s i t iv e  numbers is 0 to 3777g and the range of  negative  
numbers is  - l g to -3777g (4000g to 7777g) .  This gives the t o ta l  
number of possible d i f f e r e n t  numbers as 4096-jq . Thus 4096 d i f f e r e n t  
numbers were m u l t ip l ie d  by 4096 d i f f e r e n t  numbers. The t o t a l  number 
of  M u l t ip l ic a t io n s  thus performed was 16,777,216 M u l t ip l i c a t io n s .  The 
M u l t i p l i e r / D i v i d e r  performed the above task in 102 minutes. A l i t t l e  
manual c a lc u la t io n  would in d ica te  th a t  the average M u l t ip l i c a t io n  
time was 365 microseconds. This is  a t rue  average since the numbers 
m u l t ip l ie d  during each operat ion were changing. The above average 
time includes the loading and unloading o f  the data as well  as the 
incrementation of  the counters used as the M u l t i p l i e r  and M u l t i p l i ­
cand.
I t  should be noted t h a t  since 18 and 90 microseconds are the 
lower and upper l i m i t s  o f  the basic M u l t ip l i c a t i o n ,  the average 
actual hardware M u l t ip l i c a t i o n  would req u ire  approximately "76 
microseconds. Thus 289 microseconds of  the average programme 
cycle time was used in  the time required  to programme the device  
on the PDP-8/S.
Subroutine M u l t ip l i c a t i o n  was also performed. I f  the pro­
gramme used in  th is  case were also required to  perform 16,777,216  
M u l t ip l i c a t i o n s ,  the expected run time would req u ire  not a matter  
of  hours but a f u l l  day. For th is  reason, i t  was decided to perform 
a lesser  number of  M u l t ip l ic a t io n s  by software and, on the basis of
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the run time and number o f  operations performed to c a lc u la te  the 
average software M u l t ip l i c a t i o n  t ime. The average M u l t ip l i c a t i o n  time 
thus obtained was 5,375 microseconds, or approximately 5 .4  m il l iseconds .
As a r e s u l t  and conclusion i t  was determined t h a t  hardware 
M u l t ip l i c a t i o n  is  approximately 15 times f a s t e r  than software  
M u l t ip l i c a t io n .  This may vary from one M u l t ip l i c a t io n  to  another,  but 
the above r a t i o  is a f a i r  avarage and would tend to prove the 
M u l t i p l i e r / D i v i d e r  to be a valuab le  asset.  This value is  very useful  
in  graphics where to r o ta te  an ob ject  displayed on a screen would 
req u ire  M u l t ip l i c a t io n s  performed in approximately 6 seconds by hard­
ware and one and a h a l f  minutes by software. The image transformation  
ra tes  are seemingly much f a s t e r  by hardware.
Software D iv is ion  was not performed since much longer times 
are a u tom at ica l ly  expected than f o r  M u l t ip l i c a t i o n  due to the more 
complex nature of  D iv is io n .  But i t  can be pointed out t h a t  the 2 .8 9  
microsecond average programming time involved in Hardware M u l t i p l i c a ­
t io n  would be the same in Hardware D iv is io n .  To th is  the constant  
microseconds spent in  the Hardware u n i t  may be added obtain ing a 
Hardware D iv is ion  time of  approximately 4^3 microseconds. I t  may 
be expected t h a t  the r a t i o  of Software and Hardware programme 
operat ion times may even be higher than fo r  M u l t ip l i c a t io n .
I t  may t h u s  be con c l u de d  t h a t  t h e  r e q u i r e m e n t s  out l ined  in  
CHAPTER I  have been accomplished and t h a t  the Hardware u n i t  is  a 
valuable  tool with impressive advantages over i t s  Software counter­
p a r t .
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4.3  R e l i a b i l i t y  and Accuracy with  Error  Discussion.
In the debugging stage,  on ly  one i n s t a b i l i t y  was found, th is  
being the unstable c o l le c to r  t r ig g e r in g  o f  DRq in correct ing  the sign 
of  the Quotient.  This condit ion was corrected with the replacement  
of the complementing NAND-gates by two Pulse A m p l i f ie rs  having DCD 
gate inputs .  Thus proper c o l le c to r  t r ig g e r in g  of  DRQ was obtained.
For a r e l a i b i l i t y  t e s t ,  the u n i t  was operated such t h a t  the  
M u lt ip l ic a n d  Quantity  was kept constant and the M u l t i p l i e r  Quantity  
was var ied  through the whole sequence o f  possible numbers, p o s i t iv e  
and negative .  In e f f e c t  th is  became a thorough t e s t  o f  the M u l t i p l i e r  
C o n tro l le r  c i r c u i t r y ,  the Adder/Subtracter  c i r c u i t r y  and a l l  the 
c i r c u i t s  invo lv ing  s h i f t i n g .  As a consequence i t  was found th a t  the 
r e s u l ts  re t r ie v e d  were a l l  co r re c t  even to the l a s t  d i g i t ,  leading to 
a conclusion th a t  zero e r ro r  is  incurred in  M u l t ip l i c a t i o n .
A s im i la r  t e s t  programme f o r  D iv is io n  showed th a t  whenever
negative numbers were involved the l e a s t  s i g n i f i c a n t  d i g i t  o f  the
Quotient was always zero.  The remainder in BR, is  also r e t r i e v a b l e ;
Thus, the user has the option to c o r rec t  the r e s u l t  by adding a 11'
to  the f in a l  b i t  of DR. The re s u l ts  obtained are accurate to 2/1024
and the answer r e t r ie v e d  fo r  - 1 /2  would be -1776. I f  the correc t ion
would be applied the r e s u l t  fo r  - 1 /2  would be -1777 and the c o rre c t
r e s u l t  f o r  1 /2 ,  which is  o r d in a r i l y  2000, would be 2001. Thus the
re s u l t in g  e r ro r  fo r  each D iv is ion  is  +1/1024 or -1 /1024 .  The average
( 2 )e rro r  is  zero and the RMS e r ro r  according to Boothv ' is  1/12 times
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1/1024.  This is  very acceptable when i t  is  considered t h a t  the numer­
ic a l  representa t ion  in D iv is io n  is the f r a c t io n a l  form.
The M u l t i p l i e r / D i v i d e r  is  thus also r e l i a b l e  and y ie lds  
accurate r e s u l ts .
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CHAPTER V 
USE AND LIMITATIONS
5.1 In s t ru c t io n  Set.
The two Device Selectors used make i t  possible to create six  
simple in s t ru c t io n s .  By means o f  storage and ga t in g ,  i t  would be 
possible to r e a l i z e  these s ix  in s tru c t io ns  using a s ing le  Device 
Selector  by the various combinations of  the three IOP pulses, how­
ever ,  i t  was found less expensive to use a second Device Selector  
module and two device codes.
For convenience the Device Selector  coded 40 is used f o r  
loading in data and f o r  performing the actual M u l t ip l i c a t io n  or 
D iv is ion  and the Device Se lector  coded 41 is used f o r  unloading the 
r e s u l ts  and f o r  the Skip i n s t r u c t i o n , te s t ing  f o r  a busy device.
Since i t  is  necessary to load in two pieces o f  da ta ,  the  
f i r s t  load in s t ru c t io n  is  common to both the M u l t i p l i e r  and to the 
D iv id e r .  This in s t ru c t io n  f o r  which the actual code assigned in 6401 
has also been assigned the mnemonic EMQL, meaning External M u l t i p l i e r  
Quotient Load. For a M u l t ip l i c a t io n  to take p lace ,  the second item 
of d a ta ,  which must be located in  the PDP-8/S Accumulator, is  loaded 
in to  DR and the M u l t ip l i c a t i o n  is  c a rr ied  out by the in s t ru c t io n  
whose octal  code is 6402 and to which the mnemonic EMUY, External  
M u lt ip ly ,h as  been assigned. S i m i l a r i l y ,  f o r  D iv is io n  the Dividend is
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loaded in to  BR and the D iv is io n  is  ca rr ied  out by the in s t ru c t io n  
whose octa l  code is 6404. This in s t ru c t io n  has been assigned the  
mnemonic EDVI, meaning External Divide..
Because a M u l t ip l i c a t i o n  or D iv is io n  may exceed one computer 
I /O  in s t ru c t io n  t im e,  the 6411 in s t ru c t io n  is  used to continuously  
t e s t  the two device Flags to de tec t  when the p a r t ic u la r  operation  
has been completed. This in s t ru c t io n  has the mnemonic DSKP, meaning 
Device Skip. I t  is not abso lu te ly  necessary to make use o f  th is  
in s t r u c t io n .  Knowing tha t  the actual M u l t ip l i c a t i o n  time never 
exceeds 100 microseconds and th a t  the actual D iv is ion  time never 
exceeds 160 microseconds, i f  the re s u l ts  of  the operation are not  
immediately necessary, the user can make c e r ta in  th a t  before 
unloading the r e s u l ts  he performs numerous other in s t ru c t io n s .  He 
must be c e r ta in  though th a t  enough time elapses f o r  the operation  
to be completed before unloading the re s u l ts  from the external  
device.
The unloading in s t ru c t io n s  have octal  codes 6412 f o r  the 
mnemonic ULDL and 6414 f o r  the mnemonic ULDH. The former unloads 
the Least S ig n i f ic a n t  Resu lt ,  hence ULDL, and the l a t t e r  unloads 
the Most S ig n i f ic a n t  Result ,  hence the mnemonic ULDH.
A summary of  the in s t ru c t io n  se t  f o r  the M u l t ip i i e r / D i v i d e r  
appears in TABLE 7 where the Octal Code, Mnemonic, and Equivalent  
Meaning are given.
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TABLE 7. INSTRUCTION SET
MNEMONIC OP. CODE EQUIVALENT MEANING
EMQL 6401 Clear  a l l  r e g i s t e r s ,  counters, f lag s  
Load in M u l t ip l ic an d  or D iv isor
EMUY 6402 Load in M u l t i p l i e r  
Carry out M u l t ip l i c a t io n
EDVI 6404 Load Dividend 
Carry out D iv is ion
DSKP 6411 Test Device Busy Flags
Skip next in s t ru c t io n  when Flags are
c le a r
ULDL 6412 Unload Least S ig n i f i c a n t  M u l t i p l i e r  
Results ,  or Quotient
ULDH 6414 Unload Most S ig n i f ic a n t  M u l t ip l i e r  
Results or Remainder
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5 .2  M u l t i p l i e r  Programme.
Unless the user changes the PAL I I I  Assembler, the Mnemonic 
Set must be defined and placed in to  the symbol ta b le  a t  the begin­
ning of  each programme. The equal sign w i l l  accomplish th is  purpose. 
Depending on the p re fe re n ce  o f  the  u s e r ,  he is  a t  l i b e r t y  to merely 
use the octa l  codes. For the M u l t ip l i c a t io n  of  two numbers the two 
programmes below w i l l  y i e l d  id e n t ic a l  r e s u l ts  which w i l l  be stored  
in locat ions la b e l le d  HIRES and LOWRES where MLTO and MLBY are the  
two numbers being m u l t ip l ie d  together .
Programme Using Octal Codes Programme Using Mnemonics
*200 
CLA CLL 
TAD MLTO
6401 
CLA CLL 
TAD MLBY
6402
6411 
JMP.-l  
CLA CLL 
6414
DCA HIRES
6412
DCA LOWRES 
HLT
MLTO,9 
MLBY,4 
LOWRES,0 
HIRES,0 
$
EMQL = 6401 
EMQY = 6402 
DSKP = 6411 
ULDL = 6412 
ULDH = 6414 
*200 
CLA CLL 
TAD MTLO 
EMQL 
CLA CLL 
TAD MLBY 
EMUY 
DSKP 
JMP.-l  
CLA CLL 
ULDH
DCA HIRES 
ULDL
DCA LOWRES 
HLT
MLTO,9 
MLBY,4 
LOWRES,0 
HIRES,0 
$
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5.3  D iv id e r  Programme.
In a fashion s im i la r  to M u l t ip l i c a t i o n ,  simple programmes may 
be w r i t t e n  to perform the D iv is ion  operat ion .  Below are two such 
programmes. In one the octal codes o f  the I /O  in s t ru c t io n s  are used 
and in the other the mnemonics are merely defined and are used as the 
actual in s t ru c t io n s .  The Dividend and D iv isor  are stored and only 
the Quotient is  ex trac ted .
Programme Using Octal Codes Programme Using Mnemonics
5 . 4  Some L i m i t a t i o n s .
No l im i t a t io n s  or errors  a r is e  in M u l t ip l ic a t io n s  due to the  
f a c t  th a t  in teger  numbers are being m u l t ip l ie d  and an in teger  value  
is  the r e s u l t .  In th is  respect the M u l t i p l i e r  port ion of  th is  device
*20 0  
CLA CLL 
TAD DIVSOR 
6401 
CLA CLL 
TAD DIVEND 
6404
6411 
JMP.-l  
CLA CLL
6412
DCA QUOTNT 
HLT
DIVSOR,2 
DIVEND,! 
QUOTNT, 0 
$
EMQL = 6401 
EDVI = 6404 
DSKP = 6411 
ULDL = 6412 
*200 
CLA CLL 
TAD DIVSOR 
EMQL 
CLA CLL 
TAD DIVEND 
EDVI 
DSKP 
JMP.-l  
CLA CLL 
ULDL
DCA QUOTNT 
HLT
DIVSOR,2 
DIVEND,! 
QUOTNT,0 
$
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has become an accurate ,  r e l i a b l e  and useful too l  in  increasing the 
speed of  executing programmes invo lv ing M u l t ip l i c a t i o n  on the PDP-8/S.
As f a r  as the D iv id e r  is  concerned the g re a tes t  l i m i t a t i o n  
re s u l ts  from the f a c t  th a t  D iv is io n  o f  numbers such as 9 /3  or 32 /8  
is  not d i r e c t l y  possib le .  This occurs because the algorithm r e s t r i c t s  
D iv is ion  to those o p e ra t io n s  in which the  D iv is o r  is  g r e a te r  than the 
Dividend. As a consequence in  D iv is ions  of  the former type scal ing is  
required p r io r  to the D iv is ion  to insure a v a l id  type of  D iv is ion  
a f t e r  which a scal ing is  again required on the r e s u l t  to bring the  
Quotient to the f ix e d  po in t  format.  Such scaling w i l l  make i t  
possible to d i r e c t l y  use the re s u l ts  of  the D iv is io n  in stages of  
the programme a f t e r  the D iv is ion  operat ion .
Two types of  scal ing are a v a i la b le  to the user,  namely, where 
the numerator is scaled down u n t i l  i t  is  smaller  than the denominator, 
and. the a l t e r n a t i v e  where the denominator is  scaled up u n t i l  i t  is  
l a rg e r  than the numerator. In the former case grave e rrors  may be 
introduced s ince ,  in scal ing down, i f  the prime fa c to rs  of  the 
numerator are such t h a t  the numerator can no longer be reduced by a 
f a c t o r  of two without  incurr ing  a f r a c t io n a l  r e s u l t ,  an e r ro r  w i l l  be 
introduced even before the D iv is ion  can take p lace.  Such would be the  
case in the D iv is ion  o f  numbers l i k e  36 /4 .  I f  36 is  scaled down by 
fa c to rs  o f  two u n t i l  the numerator is  less than the d e n o m i n a t o r ,  the 
fo l low in g  scal ing process w i l l  r e s u l t :  36,  18 ,  9 ,  4 ,  2. Thus, the  
D iv is ion  w i l l  be 2 /4  = 1 /2  which when scaled up by a fa c to r  2^ w i l l  
r e s u l t  in 36 /4  = 8. This is  of  course in c o rre c t  since 36 /4  = 9.
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The second scal ing method is  much b e t te r  in th is  respect.  Sup­
pose th a t  the denominator is  scaled up by fa c to rs  o f  two u n t i l  i t  is  
grea te r  than 36. Thus 4 ,  8 ,  16, 32, 64 is  the scal ing sequence. The 
D iv is ion  w i l l  be 36/64 which is  allowed. By scal ing the denominator 
up by 2 4 the Quotient has to be scaled up by 2^ ( i e .  4 programmed 
l e f t  s h i f t s  are r e q u i r e d ) .  The D i v i d e r  w i l l  y i e l d  the answer
0.10  010 000 000 which when scaled up w i l l  give the Quotient , 9.
This l a t t e r  method must then be adopted by the user fo r  
sca l ing .  Since the PDP-8/S operates on in teger  numbers in PAL I I I ,  
i t  is  f e l t  th a t  in most cases a D iv is io n  of  the type 36/4 w i l l  be 
performed as opposed to the type 4 /3 6 .  The l a t t e r  type may occur,  
but the e f f e c t iv e  fu tu re  use or value o f  the r e s u l t  is zero.  This  
is  said because the r e s u l t  o f  such a D iv is io n  in in teger  mode should 
be zero. At one time i t  was proposed to design an automatic scal ing  
and resca l ing  section in to  the Hardware D iv id e r .  However, th is  was 
deemed cos t ly  due to the extra  c i r c u i t r y  since a 4 - b i t  up-down 
counter and an ex tra  b i - d i r e c t io n a l  storage r e g is t e r  would be 
required .  The overa l l  D iv is ion  time would a lso  be increased because 
a t  each po int  in the s c a l in g ,  a s h i f t ,  a subtract ion  and a t e s t  of  
the sign of the r e s u l t  would be req u ired .  In e f f e c t  i t  is  conciev-  
able t h a t  the D iv is ion  time could be doubled.
I t  is  not unreasonable to assume, however, th a t  the user w i l l  
organize his c a lc u la t io ns  such th a t  the numbers he uses w i l l  a c tu a l ly  
contain a Binary Po in t .  In such a s i tu a t io n  scal ing could be reduced 
or even become unnecessary. I t  is  l e f t  t o t a l l y  to the user 's
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d is c re t io n  which method of number handling he w i l l  u t i l i z e .
Sample data on some actual M u l t ip l ic a t io n s  and D iv is ions  
performed on the M u l t i p l i e r / D i v i d e r  are also given in the Appendix.
5.5  Final Conclusions and Suggestions.
The basic concepts used have been well  proved and most o f  the 
required fea tu res  and expected performance t imes, have been r e a l i z e d .  
I t  is  expected th a t  M u l t ip l i c a t io n  w i l l  be the major operation fo r  
which the device w i l l  be used, and f o r  th is  purpose the M u l t i p l i e r  
is  well  adapted. D iv is io n  may also be performed keeping in  mind the 
l im i t a t io n s  previously  o u t l in e d .
One suggestion f o r  the resca l ing  technique to be used, i f  a 
Hardware Scale/Rescale u n i t  is fu r th e r  implemented fo r  the D iv id e r ,  
would be to merely use the decrementing counter to  s h i f t  MR and DR 
to the l e f t  one longer count as the actual resc a l in g  count. MR should 
be i n i t i a l l y  cleared of the remainder.
I f  i t  is  desired to apply the design presented here f o r  
constructing a M u l t ip l i e r / D i v i d e r  f o r  another computer, not a PDP-8/S 
the performance times of  the device and o f  the host computer should 
be kept in  mind and the lo g ic  modules should be chosen accordingly .
I t  should fu r th e r  be mentioned th a t  the M u l t ip l i e r / D i v i d e r  can be 
used on o t h e r  models  o f  t h e  PDP-8 computer  l i n e  w ithout  a l t e r a t i o n ,  
e s p e c ia l ly  where the EAE is not a v a i la b le .  However, some o f  the log ic  
as well  as the positions in which the p a r t ic u la r  modules are located  
may be f u r th e r  optimized.
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A P P E N D I X
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A- •
Sample C a lcu la t io n s .
To completely understand the operation o f  the M u l t i p l i e r /  
D iv id e r ,  the step by step ca lcu la t io ns  shown below in d ic a te  what in 
e f f e c t  takes place in the reg is te rs  during each step of the a lg o r ­
ithms. The two processes shown below are s u f f i c i e n t  examples since  
the algorithms y ie ld  c o rrec t  re s u l ts  regardless of the sign of  e i th e r  
number being operated on. The numbers selected here f o r  M u l t ip l i c a t io n  
were selected to show several o f  the types of  cycles than can occur.
M ult i pi.y: ( 28 ) . ( - -7248:). The r e s u l t  should be -1650g.
DR = -7 2 4 8 = 111 000 101 100
AR = 28 = 000 000 000 010 - a r  = - 28 = m  m  m  n o
BR = 0 = 000 000 000 000 ( i n i t i a l l y )
BR DR
ooo ooo ooo ooo m  ooo i o i  l oo o
Cycle 1 . Comparison 000, Fast Operation, 2 Post s h i f t s
ooo ooo ooo ooo oo i  n o  oo i  o n  o
Cycle 2. Comparison
m
n
m
0 ,  Subtract AR, 2 Post S h i f ts
m  n o
Subtract m m m  n o
Shi f t s m m m  m  ioo o n 100 010 1
Cycle 3 . Comparison 101 , Subtract  AR, 2 Post s h i f t s -
m m m  n o
Subtract m m m  i o i
S h i f ts m m m m  o n ooo m 000 1
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Cycle 4 . Comparison = 001, Add AR, 2 Post s h i f t s  
000 000 000 010 
Add 000 000 000 001
S h i f ts  000 000 000 000 010 110 001 110 0
Cycle 5 . Comparison = 100, P r e - s h i f t ,  Subtract  AR, Post S h i f t  
P r e - s h i f t  000 000 000 000 001 Oil 000 111 0
Subtract 111 111 111 110
m  m  m  n o
Post s h i f t  m  i n  m  m  ooo i o i  too on  i
Cycle 6 . Comparison = 111, 2 Post s h i f ts
s h i f t s  m  m  m  m  n o  ooi o n  ooo i
Octal Result  is  7777 6130g which is  a negative number.
I t s  equ iva len t  is  -0000 1650g, which is  the c o rrec t  r e s u l t .
Here s ix  out of  e ig h t  possible types o f  cycles have been 
shown. The double length r e s u l t  may be extracted in two sections and 
converted to octal  or decimal format v ia  software.
For D iv is ion  only two types of cycles e x i s t ,  namely, one 
where Addit ion takes place and the second where Subtract ion takes  
place ,  both occurring a f t e r  a l e f t  s h i f t .  The D iv is ion  process 
below gives an in d ic a t io n  of  both types of cyc les .
D iv id e : ^ ( / ^ l O  •
DR = 010 = 000 000 000 000
AR = 3610 = 000 000 100 100 -AR = -36., Q = 111 111 Oil  100
BR = 41q = 000 000 000 100
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BR DR
000 000 000 100 000 000 000 000
Cycle 1 . Comparison 00,  Add 1 to DR, S h i f t ,  Subtract AR.
Add 1 to DR 000 000 000 001
S h i f t 000 000 001 000 000 000 000 010
Subtra i C t 111 111 Oil  100
i n  m  loo loo
C.ycl e 2. Comparison 01,  Add 0 to DR, S h i f t ,  Add AR.
Add 0 to DR 000 000 000 010
S h i f t m  m  o n  ooo 000 000 000 100
Add 000 000 100 100 
n i  m  i o i  loo
C.ycl e 3. Comparison, same as cycle 2 •
Add 0 to DR 000 000 000 100
S h i f t m  m  o n  ooo 000 000 001 000
Add 000 000 100 100 
i n  m  m  too
Cycl e 4. Comparison, same as cycle 2 •
Add 0 to DR 000 000 001 000
S h i f t i n  m  m  ooo 000 000 010 000
Add 000 000 100 100 
ooo ooo o n  lo o
Cycl e 5. Comparison, same as cycle 1 •
Add 1 to DR 000 000 010 001
S h i f t ooo ooo m  ooo 000 000 100 010
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Subtract 111 111 Oil  TOO
OOO OOO 010 100 
Cycle 6 . Comparison, same as cycle 1
Add 1 to
S h i f t
Cycle 7.
Add 1 to
S h i f t
Subtract
C.yc 1 e 8.
Add 0 to
S h i f t
Add
Cycl e 9.
Add 0 to
S h i f t
Add
Cycl e 10
Add 0 to
S h i f t
Add
ooo ooo io o  o n
ooo ooo i o i  ooo ooo oo i  ooo n o
000 000 000 100 
. Comparison, same as cycle 1.
: ooo oo i  ooo m
ooo ooo oo i  ooo ooo o i o  oo i  n o
m  m  o n  io o  
n i  i n  i o o  i o o
l  . Comparison 01, same as cycle 2.
t ooo ooo o n  io o
m  m  o n  ooo oo i  ooo m  ooo
ooo ooo ioo ioo 
i n  i n  m  i o o
l   Comparison, same as cycle 2.
I 000 100 Oil  100
m  m  o n  ooo oo i  ooo i n  ooo
ooo ooo ioo ioo 
i n  m  m  io o
l  . Comparison, same as cycle 2.
001 000 111 000
m  m  m  ooo 
000 000 100 100 
ooo ooo o n  io o
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1.
010 001 110 001 
i o o  o n  i o o  o i o
ooo o n  io o  o i o
o n  i o o  o i o
I t  should be noted th a t  the Quotient has the c o rrec t  sign and 
magnitude. I f  desired the contents o f  BR could be extracted f o r  
examination to decide whether or not a roun d-o ff  correc t ion  should 
be made.
C y c l e l l . Comparison, same as cycle  
Add 1 to DR
S h i f t  000 000 111 000
Subtract 111 111 Oil 100
000 000 010 100
Cycle 12 . Change sign o f  DR.
Therefore the Quotient becomes 0 .00
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S A MP L E O UT P UT
M U L T I P L I C A T I O N
0 0 0 1 * 0 0 0 2 0 0 0 0 0 0 0 2
0 0 0 2 * 0 0 0 2 = 0 0 0 0 0 0 0 4
0 0 0  4 * 0 0 0  4 000 0 0020
0 0  1 0 * 00 1 0 = 0000 0 1 00
0 0 2 0 * 0 0 2 0 = 0000 0 4 0 0
0 0 4 0 * 0 0 4 0 s 0 0 0 0 2 0 0 0
0  1 0 0 * 0 1 0 0 = 0 0 0  1 0 0 0 0
0 2 0 0 * 0 2 0 0 = 0 0 0  4 0 0 0 0
0 4 0 0 * 0 4 0 0 = 0 0 2 0 0 0 0 0
1 0 0 0 * 1 0 0 0 0 100 0 0 0 0
2 0 0 0 % 2 0 0 0 0 4 0 0 0 0  0 0
3 7 7 7 * 3 7 7 7 = 1 7 7 7 0 0 0  1
- 0 0 0  1 * - 0 0 0  1 = 0 0 0 0 0 0 0 1
- 0 0 0 2 * - 0 0 0 2 0 0 0 0 0 0 0 4
- 0 0 0 4 * - 0 0 0 4 = 0 0 0 0 0 0 2 0
- 0 0  10 * -  0 0 1 0 = 0 0 0 0 0 1 0 0
- 0 0 2 0 % - 0 0 2 0 s 0 0 0 0 0 4 0 0
-  0 0  4 0 * -  0 0  4 0 = 0 0 0 0 2 0 0 0
- 0  1 0 0 * - 0 1  0 0 - 0 0 0  1 0 0 0 0
- 0 2 0 0 * - 0 2 0 0 = 0 0 0  4 0 0 0 0
- 0 4 0 0 * - 0 4 0 0 = 0 0 2  0 0 0 0 0
-  1 0 0 0 * -  1 0 0 0 — 0 1 00 0 0 0 0
- 2 0 0 0 * - 2 0 0 0 = 0 4 0 0 0 0 0 0
- 3 7 7 7 * -  3 7 7  7 = 1 7 7 7 0 0 0  1
0 0 0  1 * - 0  0 0  1 = “ 0 0 0 0 0 0 0  1
0 0 0 2 * - 0 0 0 2 .= “ 0 0 0 0 0 0 0 4
0 0 0 4 * - 0 0 0 4 -0000 0 0 2 0
1 0 0 0 * -  1 0 0 0 - 0  1 0 0 0 0 0 0
2 0 0 0 * - 2 0 0 0 -  0  40  0 0 0 0 0
3 7 7 7 * -  3 7 7 7 -  1 7 7 7 0 0 0  1
- 0 0 0  1 * 0 0 0  1 = - 0 0 0 0 0 0  01
- 0 0 0 2 * 0 0 0 2 = - 0 0 0 0 0 0 0  4
- 0 0 0  4 * 0 0 0  4 = - 0 0 0 0 0 0 2 0
-  1 0 0 0 * 1 0 0 0 - 0  1 0 0 0 0 0 0
- 2 0 0 0 * 2 0 0 0 = - 0 4 0 0 0 0 0 0
-  3 7 7 7 * 3 7 7 7 = -  1 7 7 7 0 0 0  1
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D I V I  S I  ON
0 0 0  1 / 0 0 0 2 — 2 0 0 0
0 0 0  1 / 0 0 0 4 1 0 0 0
0 0 0  1 / 0 0  1 0 - 0 4 0 0
0 0 0  1 / 0 0 2 0 = 0 2 0 0
0 0 0  1 / 0 0 4 0 — 0 1 0 0
0 0 0  1 / 0  1 0 0 x 0 0  4 0
0 0 0  1 / 0 2 0 0 = 0 0 2 0
0 0 0 1 / 0 4 0 0 = 0 0  1 0
0 0 0  I / 1 0 0 0 = 0 0 0 4
0 0 0  ! / 2 0 0 0 =: 0 0 0 2
0 0 0  1 / 3 7 7  7 = 0 0 0 0
- 0 0 0  1 / - 0 0 0 2 =: 1 7 7 6
- 0 0 0  1 / - 0 0 0  4 = 0 7 7 6
- 0 0 0  1 / - 0 0 1  0 = 0 3 7 6
- 0 0 0  1 / - 0 0 2 0 = 0 1 7 6
- 0 0 0  1 / - 0 0 4 0 = 0 0 7 6
- 0 0 0  1 / - 0 1 0 0 X 0 0 3 6
- 0 0 0  1 / - 0 2 0 0 = 0 0  1 6
- 0 0 0  1 / - 0 4 0 0 =s 0 0 0 6
- 0 0 0  1 / -  1 0 0 0 = 0 0 0 2
- 0 0 0  1 / - 2 0 0  0 sr 0 0 0 0
- 0 0 0  1 / -  3 7 7 7 sr 0 0 0 0
0 0 0  1 / - 0 0 0 2 = - 2 0 0  1
0 0 0  t / - 0 0 0 4 sr -  1 0 0  1
0 0 0  1 / - 0 0  10 x - 0  4 0  1
0 0 0  1 / - 0 0 2 0 = - 0 2 0  1
0 0 0  1 / - 0 0  4 0 =s - 0 1 0 1
0 0 0  1 / - 0  1 0 0 sr - 0 0 4 1
0 0 0  1 / - 0 2 0 0 = - 0 0 2  1
0 0 0  1 / - 0 4 0 0 sr - 0 0  1 1
0 0 0  1 / -  1 0 0 0 = - 0 0 0 5
0 0 0  1 / - 2 0 0 0 = - 0 0 0 3
0 0 0  1 / - 3 7 7 7 = - 0 0 0  1
- 0 0 0  1 / 0 0 0 2 -  1 7 7 7
- 0 0 0  1 / 0 0 0  4 = - 0 7 7 7
“ 0 0 0  1 / 0 0 1  0 X - 0 3 7 7
- 0 0 0  1 / 0 0 2 0 X - 0  1 7 7
- 0 0 0  1 / 0 0 4 0 = - 0 0 7 7
- 0 0 0 1 / 0 1 0 0 sr - 0 0 3 7
- 0 0 0  1 / 0 2 0 0 = - 0 0  1 7
- 0 0 0  1 / 0 40  0 = - 0 0 0 7
- 0 0 0 1 / 1 0 0 0 = - 0 0 0 3
- 0 0 0  1 / 2 0 0 0 — - 0 0 0  1
- 0 0 0 1 / 3 7 7 7 = - 0 0 0  1
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